ZipRecruiter

Log In

1

Full Chip Integration Engineer Analog Jobs (NOW HIRING)

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

Perform full-chip SoC integration, including IP integration, clock/reset domain management, power ... Work with sensor analog/digital engineers to co-develop system-level architectures, define ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

Perform full-chip SoC integration, including IP integration, clock/reset domain management, power ... Work with sensor analog/digital engineers to co-develop system-level architectures, define ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

Perform full-chip SoC integration, including IP integration, clock/reset domain management, power ... Work with sensor analog/digital engineers to co-develop system-level architectures, define ...

OMNIVISION

Sr. Digital Design Engineer

Irvine, CA · On-site

Work with CIS project lead, sensor digital & analog engineers for system integration & validation * Work with back-end team closely in floor planning, timing closure, and DFT. * Full-chip integration ...

OMNIVISION

Sr. Digital Design Engineer

Irvine, CA · On-site

$120K - $150K/yr

Work with CIS project lead, sensor digital & analog engineers for system integration & validation * Work with back-end team closely in floor planning, timing closure, and DFT. * Full-chip integration ...

OMNIVISION

Digital Design Engineer

Irvine, CA · On-site

... digital/analog engineers for system integration and validation * Work with physical design teams on floor planning, timing closure, and DFT implementation * Perform full-chip integration and ...

OMNIVISION

Digital Design Engineer

Irvine, CA · On-site

$110K - $140K/yr

... digital/analog engineers for system integration and validation * Work with physical design teams on floor planning, timing closure, and DFT implementation * Perform full-chip integration and ...

previous pagenext page

Showing results 21-40

All JobsTechnology JobsTelecommunications JobsTelecommunications Engineer JobsFull Chip Integration Engineer Analog Jobs

Full Chip Integration Engineer Analog information

See salary details

$37

$58

$85

How much do full chip integration engineer analog jobs pay per hour?

As of Sep 10, 2026, the average hourly pay for full chip integration engineer analog in the United States is $58.21, according to ZipRecruiter salary data. Most workers in this role earn between $45.43 and $71.15 per hour, depending on experience, location, and employer.

What are popular job titles related to Full Chip Integration Engineer Analog jobs?

For Full Chip Integration Engineer Analog jobs, the most frequently searched job titles are:

Staff Analog IC Layout Engineer (Block & Chip)

San Diego, CA

Elevate Semiconductor
Semiconductor and Electronic Component Manufacturing • 11 - 50 employees
Learn more about Elevate Semiconductorexternal

$145K - $175K/yr

Full-time

Posted 10 days ago

Job description

 As a Staff Analog Layout Engineer, you will take technical ownership of the physical layout and verification of complex analog and mixed-signal integrated circuits for the ATE market. You will work across both block-level and full-chip layout using advanced process technologies ranging from 65nm CMOS to 100+V BCD.

This role offers the opportunity to solve complex layout challenges, collaborate closely with analog design engineers, and influence layout strategy across projects. You will apply your expertise in matching, parasitics, reliability, and manufacturability while helping establish best practices and drive designs through successful tapeout.

Responsibilities

  • Perform physical layout of analog and mixed-signal integrated circuits at both the block and full-chip level
  • Develop floorplans and optimize component placement for area, performance, and power
  • Perform LVS and DRC verification to ensure layout accuracy and compliance with process design rules
  • Collaborate closely with design engineers to translate circuit requirements into high-quality physical layouts
  • Partner with digital design, packaging, and other cross-functional teams to optimize overall chip performance
  • Troubleshoot and resolve layout, verification, and manufacturability issues

Requirements

  • Bachelor's degree in Electrical Engineering or a related field
  • Minimum of 8 years of professional experience in analog and mixed-signal IC layout design
  • Strong understanding of analog CMOS circuits and device physics
  • Solid knowledge of the IC design, qualification, and manufacturing lifecycle
  • Hands-on experience with industry-standard EDA tools such as Cadence, Mentor Graphics, or Tanner
  • Proficiency in LVS and DRC verification using Cadence or Mentor tools

Preferences

  • Experience with high-voltage (100V+) BCD, LDMOS, and STI layout
  • Experience with mixed-voltage designs involving multiple supply rails and power domains
  • Experience with high-speed, multi-Gbps circuit layout
  • Experience with high-accuracy and precision analog circuit layout
  • Experience with high-resolution data converter layout
  • Experience with BiCMOS process technologies
  • Programming and scripting experience, particularly with SKILL and Calibre scripts

The anticipated annual base salary range for this position is $145,000.00 to $175,000.00. Actual compensation will be determined based on factors such as experience, skills, qualifications, education, location, and business needs.

In addition to base salary, employees may be eligible for incentive compensation and a comprehensive benefits package. This salary range represents the Company's good-faith estimate of the compensation it reasonably expects to pay for this position at the time of posting.

Apply