Your work will shape how deep learning workloads run on cutting-edge dataflow hardware-defining the ... Exposure to specialized accelerators (GPU, NPU, FPGA, or custom ASIC) or parallel architectures The ...
Your work will shape how deep learning workloads run on cutting-edge dataflow hardware-defining the ... Exposure to specialized accelerators (GPU, NPU, FPGA, or custom ASIC) or parallel architectures The ...
Your work will shape how deep learning workloads run on cutting-edge dataflow hardware-defining the ... Exposure to specialized accelerators (GPU, NPU, FPGA, or custom ASIC) or parallel architectures The ...
Your work will shape how deep learning workloads run on cutting-edge dataflow hardware-defining the ... Exposure to specialized accelerators (GPU, NPU, FPGA, or custom ASIC) or parallel architectures The ...
Engineering - ASIC & FPGA Design Engineering with Security Clearance
Grand Prairie, TX · On-site
$116K - $160K/yr
... VCS - Deep understanding of digital design principles: timing analysis, clock domain crossing ... learning, training, and professional development resources [How to Apply] Ready to engineer the ...
Engineering - ASIC & FPGA Design Engineering with Security Clearance
Grand Prairie, TX · On-site
$116K - $160K/yr
... VCS - Deep understanding of digital design principles: timing analysis, clock domain crossing ... learning, training, and professional development resources [How to Apply] Ready to engineer the ...
Senior Electrical Engineer- FPGA Development
Round Rock, TX · On-site
$100K - $130K/yr
Deep knowledge of hardware and software interactions, and ability to apply this understanding to ... Familiarity with AI-assisted development, including AI-driven HDL coding, machine-learning-based ...
Senior Electrical Engineer- FPGA Development
Round Rock, TX · On-site
$100K - $130K/yr
Deep knowledge of hardware and software interactions, and ability to apply this understanding to ... Familiarity with AI-assisted development, including AI-driven HDL coding, machine-learning-based ...
Staff Field Application Engineer
Austin, TX · On-site
$100K - $500K/yr
... machine learning, deep learning, natural language processing (NLP),computer vision, PyTorch or TensorFlow. * Experience with embedded systems, FPGA Architecture or AI accelerators. * Good ...
Staff Field Application Engineer
Austin, TX · On-site
$100K - $500K/yr
... machine learning, deep learning, natural language processing (NLP),computer vision, PyTorch or TensorFlow. * Experience with embedded systems, FPGA Architecture or AI accelerators. * Good ...
Expert on low level FPGA or ASIC architectures, with a deep understanding of what makes them "tick" * Skilled in network communications, processing pipelines, and/or machine learning * Working ...
Expert on low level FPGA or ASIC architectures, with a deep understanding of what makes them "tick" * Skilled in network communications, processing pipelines, and/or machine learning * Working ...
Collaboration with verification and FPGA teams in test plan development and debug * Collaborate ... Possess deep and broad knowledge of current and emerging SOC design technologies. * Have expert ...
Collaboration with verification and FPGA teams in test plan development and debug * Collaborate ... Possess deep and broad knowledge of current and emerging SOC design technologies. * Have expert ...
Principal SoC RTL Engineer
Austin, TX · On-site
Collaboration with verification and FPGA teams in test plan development and debug * Collaborate ... Possess deep and broad knowledge of current and emerging SOC design technologies. * Have expert ...
Principal SoC RTL Engineer
Austin, TX · On-site
Collaboration with verification and FPGA teams in test plan development and debug * Collaborate ... Possess deep and broad knowledge of current and emerging SOC design technologies. * Have expert ...
Sr. PD Methodology Engineer, Annapurna Labs - Cloud Scale Machine Learning
Austin, TX · On-site
$103K - $142K/yr
... design in deep sub-micron nodes (16nm or smaller) experience - 7+ years of digital design in ... FPGA design and verification tools - Experience with SOC bring-up and post-silicon validation ...
Sr. PD Methodology Engineer, Annapurna Labs - Cloud Scale Machine Learning
Austin, TX · On-site
$103K - $142K/yr
... design in deep sub-micron nodes (16nm or smaller) experience - 7+ years of digital design in ... FPGA design and verification tools - Experience with SOC bring-up and post-silicon validation ...
... learning meet? Do you want to shape the compute fabric that powers next-generation sensing, voice ... Deep understanding of ML accelerator architectures, including systolic arrays, SIMD/VLIW, RISC-V ...
... learning meet? Do you want to shape the compute fabric that powers next-generation sensing, voice ... Deep understanding of ML accelerator architectures, including systolic arrays, SIMD/VLIW, RISC-V ...
Robust free training access through LinkedIn Learning plus professional conference opportunities ... SoC/FPGA/ASIC designs, with strong exposure to AI, networking, or HPC accelerators. * Deep ...
Robust free training access through LinkedIn Learning plus professional conference opportunities ... SoC/FPGA/ASIC designs, with strong exposure to AI, networking, or HPC accelerators. * Deep ...
... learning meet? Do you want to shape the compute fabric that powers next-generation sensing, voice ... Deep understanding of ML accelerator architectures, including systolic arrays, SIMD/VLIW, RISC-V ...
... learning meet? Do you want to shape the compute fabric that powers next-generation sensing, voice ... Deep understanding of ML accelerator architectures, including systolic arrays, SIMD/VLIW, RISC-V ...
... deep space exploration programs. Your contributions will ensure that our services not only meet ... Prior experience with FPGA circuitry design and coding in associated VHDL development environments ...
... deep space exploration programs. Your contributions will ensure that our services not only meet ... Prior experience with FPGA circuitry design and coding in associated VHDL development environments ...
... deep space exploration programs. Your contributions will ensure that our services not only meet ... Prior experience with FPGA circuitry design and coding in associated VHDL development environments ...
... deep space exploration programs. Your contributions will ensure that our services not only meet ... Prior experience with FPGA circuitry design and coding in associated VHDL development environments ...
Sr. Electronics Engineer
Houston, TX · On-site
$102K - $126K/yr
Quaise Energy is unlocking Earth's deep heat to deliver clean, reliable, baseload energy at scale ... learning, sourcing, integrating, implementing, performing design-of-experiments, analyzing results ...
Sr. Electronics Engineer
Houston, TX · On-site
$102K - $126K/yr
Quaise Energy is unlocking Earth's deep heat to deliver clean, reliable, baseload energy at scale ... learning, sourcing, integrating, implementing, performing design-of-experiments, analyzing results ...
Sr. Electronics Engineer
Houston, TX · On-site
$102K - $126K/yr
Quaise Energy is unlocking Earth's deep heat to deliver clean, reliable, baseload energy at scale ... learning, sourcing, integrating, implementing, performing design-of-experiments, analyzing results ...
Sr. Electronics Engineer
Houston, TX · On-site
$102K - $126K/yr
Quaise Energy is unlocking Earth's deep heat to deliver clean, reliable, baseload energy at scale ... learning, sourcing, integrating, implementing, performing design-of-experiments, analyzing results ...
GPU Driver & Memory Management Architect
$147K - $230K/yr
... deep ownership of memory management, enabling efficient shared memory utilization across CPU/GPU ... Array (FPGA) Hardware Architecture Hardware Design MATLAB Mechanical Engineering New Product ...
GPU Driver & Memory Management Architect
$147K - $230K/yr
... deep ownership of memory management, enabling efficient shared memory utilization across CPU/GPU ... Array (FPGA) Hardware Architecture Hardware Design MATLAB Mechanical Engineering New Product ...
Sr. Electronics Engineer
Houston, TX · On-site
$102K - $126K/yr
Quaise Energy is unlocking Earth's deep heat to deliver clean, reliable, baseload energy at scale ... learning, sourcing, integrating, implementing, performing design-of-experiments, analyzing results ...
Sr. Electronics Engineer
Houston, TX · On-site
$102K - $126K/yr
Quaise Energy is unlocking Earth's deep heat to deliver clean, reliable, baseload energy at scale ... learning, sourcing, integrating, implementing, performing design-of-experiments, analyzing results ...
GPU Driver & Memory Management Architect
Spring, TX · On-site
$147K - $230K/yr
... deep ownership of memory management, enabling efficient shared memory utilization across CPU/GPU ... Gate Array (FPGA) • Hardware Architecture • Hardware Design • MATLAB • Mechanical ...
GPU Driver & Memory Management Architect
Spring, TX · On-site
$147K - $230K/yr
... deep ownership of memory management, enabling efficient shared memory utilization across CPU/GPU ... Gate Array (FPGA) • Hardware Architecture • Hardware Design • MATLAB • Mechanical ...
Fpga Deep Learning information
What is an FPGA Deep Learning engineer?
What are the key skills and qualifications needed to thrive as an FPGA Deep Learning engineer?
How do professionals in FPGA Deep Learning roles typically collaborate with software and data science teams?
What is the difference between Fpga Deep Learning vs Machine Learning Engineer?
| Aspect | Fpga Deep Learning | Machine Learning Engineer |
|---|---|---|
| Required Credentials | Bachelor's or higher in CS, EE, or related; knowledge of FPGA programming and deep learning frameworks | Bachelor's or higher in CS, Data Science, or related; expertise in ML algorithms and software development |
| Work Environment | Hardware-focused, embedded systems, FPGA development labs | Software-focused, data centers, cloud platforms, or research labs |
| Industry Usage | Embedded AI, edge computing, specialized hardware acceleration | Data analysis, predictive modeling, software solutions across industries |
While both roles involve AI and machine learning, Fpga Deep Learning specialists focus on hardware acceleration using FPGAs to optimize deep learning models, whereas Machine Learning Engineers develop and deploy ML algorithms primarily in software environments. The roles often overlap in AI projects but differ in technical focus and work environment.
What are popular job titles related to Fpga Deep Learning jobs in Texas?
For Fpga Deep Learning jobs in Texas, the most frequently searched job titles are:
What job categories do people searching Fpga Deep Learning jobs in Texas look for?
The top searched job categories for Fpga Deep Learning jobs in Texas are:
What cities in Texas are hiring for Fpga Deep Learning jobs?
Cities in Texas with the most Fpga Deep Learning job openings:
Job description
- Contribute across the full compiler stack, including operator lowering, graph/IR transformations, optimization passes, and backend code generation
- Optimize for dataflow architectures, developing pipelined schedules, memory orchestration, and resource-constrained execution strategies
- Collaborate with hardware architects to influence architectural features, ensuring the compiler and hardware evolve together
- Develop compilation strategies that unify our analog compute with digital subsystems
- Build and maintain a compiler that produces high-performance binaries with strong debugging support, clear error messages, and predictable performance models
- 3+ years of experience building compilers or high-performance systems software, especially those involving complex resource management or optimization.
- Expert in modern C++ (C++14/17/20) and strong Python.
- Experience with compiler IRs (SSA-based or graph-based), transformations, and code generation
- Exposure to specialized accelerators (GPU, NPU, FPGA, or custom ASIC) or parallel architectures
- Experience with machine learning compiler stacks (e.g., ONNX, MLIR, TVM, XLA, IREE, PyTorch), with contributions to MLIR or LLVM projects a plus
- Experience with optimization methods (LP/MIP, CP, SAT/SMT) using solvers like Gurobi or OR-Tools for scheduling and resource allocation
- Experience compiling for specialized accelerators (GPU, NPU, FPGA, or custom ASIC) on DNN workloads; GPU/DSP experience is valuable if combined with compiler backend work beyond kernel tuning
- Familiarity with heterogeneous compilation, especially mixing custom accelerators with CPUs/GPUs/NPUs, and exposure to analog or in-memory compute is a plus
- Experience collaborating in compiler-hardware co-design (architecture + ISA) for better compiler usability and hardware efficiency
- The opportunity to shape how deep learning and LLM workloads are compiled on novel hardware.
- A role that spans software and hardware co-design, shaping both the compiler and the accelerator architecture
- A collaborative, innovative team that values engineering rigor, continuous integration, and user-focused design. We foster an environment of shared learning and technical excellence
- Competitive compensation, equity, and benefits package