1

Formal Verification Research Engineer Jobs (NOW HIRING)

Senior Formal Verification Engineer

Mountain View, CA ยท Hybrid

$123K - $169K/yr

This role follows a hybrid work schedule and you will report to a Silicon Engineering Lead. You ... Informed of latest developments in formal verification research and industry practice, identify ...

In this role, you will work closely with our AI engineering, research, and EDA teams to build advanced agentic AI systems for semiconductor verification. Your expertise in formal methods, property ...

Formal Verification Engineer

Austin, TX ยท On-site

$150K - $277K/yr

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

Formal Verification Engineer

Austin, TX ยท On-site

$134K/yr

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IPs (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

This role follows a hybrid work schedule and you will report to a Silicon Engineering Lead. You ... Informed of latest developments in formal verification research and industry practice, identify ...

Formal Verification Engineer

Austin, TX ยท On-site

$150K - $277K/yr

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IPs (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

Formal Verification Engineer

Beaverton, OR ยท On-site

$143K/yr

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

Formal Verification Engineer

Austin, TX ยท On-site

$115K - $194K/yr

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IPs (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

Formal Verification Engineer

Austin, TX ยท On-site

$184K - $324K/yr

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

Formal Verification Engineer

Austin, TX ยท On-site

$150K - $277K/yr

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

Formal Verification Engineer

Austin, TX ยท On-site

$150K - $277K/yr

Description As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Cellular and Connectivity IP, Audio and Image Processing IP ...

$100K/yr

About the Role We are seeking a Formal Verification Engineer to verify production hardware and ... research. We are looking for a rigorous problem-solver with expertise in formal verification that ...

next page

Showing results 1-20

Formal Verification Research Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do formal verification research engineer jobs pay per year?

As of Sep 9, 2026, the average yearly pay for formal verification research engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What are popular job titles related to Formal Verification Research Engineer jobs?

For Formal Verification Research Engineer jobs, the most frequently searched job titles are:

Infographic showing various Formal Verification Research Engineer job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 1% As Needed, 88% Full Time, 9% Part Time, and 1% Contract. Highlights an 79% Physical, 3% Hybrid, and 18% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.

Formal Verification Research Scientist

Palo Alto, CA โ€ข On-site

Full-time

Re-posted 18 days ago


Job description

About Voltai
Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.
About the Team
Backed by Silicon Valley's top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.
About this Role
In this role, you'll develop new formal verification methods to enable formal proofs of design correctness using model checking, property verification, and equivalence analysis. You'll collaborate closely with RTL, verification, and ML research teams to develop hybrid formal engines that reason about AI-generated hardware at scale. You'll define formal properties, automate assertion synthesis, and build systems that verify at the speed of thought. You will prototype research ideas, evaluate them on real RTL designs, and work closely with RTL, ML, and verification teams to turn novel methods into practical systems.
You might thrive if you have 5+ years of experience in
  • Research experience in formal methods, theorem proving, model checking, or program analysis
  • JasperGold, VC Formal, or similar formal verification tools
  • Assertion-based verification (SVA)
  • Model checking and property decomposition
  • Equivalence checking, abstraction refinement, and formal coverage