2

Entry Level Design Verification Engineer Jobs in Texas

GPU DFT Design Verification Engineer

Austin, TX ยท On-site

$134K - $164K/yr

The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT pre-silicon verification and support for silicon bring-up of GPU core. In this highly transparent and ...

The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT pre-silicon verification and support for silicon bring-up of GPU core. Description As a DFT ...

The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT pre-silicon verification and support for silicon bring-up of GPU core. Description As a DFT ...

Graphics Design Verification Engineer

Austin, TX ยท On-site

$134K - $164K/yr

... design effort collaborating with a variety of fields with critical impact in getting products to millions of customers quickly. The Graphics Verification Engineer will be responsible for the pre ...

... design effort collaborating with a variety of fields with critical impact in getting products to millions of customers quickly. The Graphics Verification Engineer will be responsible for the pre ...

Graphics Design Verification Engineer

Austin, TX ยท On-site

$134K - $164K/yr

... design effort collaborating with a variety of fields with critical impact in getting products to millions of customers quickly. The Graphics Verification Engineer will be responsible for the pre ...

The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT pre-silicon verification and support for silicon bring-up of GPU core. Description In this highly ...

... design effort collaborating with a variety of fields with critical impact in getting products to millions of customers quickly. The Graphics Verification Engineer will be responsible for the pre ...

The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT pre-silicon verification and support for silicon bring-up of GPU core. Description In this highly ...

next page

Showing results 1-20

People also search for

Entry Level Design Verification Engineer information

See Texas salary details

$98.3K

$139K

$155.6K

How much do entry level design verification engineer jobs pay per year?

As of Jun 11, 2026, the average yearly pay for entry level design verification engineer in Texas is $138,956.00, according to ZipRecruiter salary data. Most workers in this role earn between $126,700.00 and $154,700.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive in the Entry Level Design Verification Engineer position, and why are they important?

To thrive as an Entry Level Design Verification Engineer, you need a solid understanding of digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering, computer engineering, or a related field. Familiarity with hardware description languages (such as Verilog or VHDL), simulation tools, and industry-standard verification frameworks is essential. Strong analytical skills, attention to detail, and effective communication are vital soft skills for diagnosing issues and collaborating with design teams. These skills ensure accurate verification of hardware designs and smooth integration within the broader engineering workflow.

What is an Entry Level Design Verification Engineer job?

An Entry Level Design Verification Engineer ensures that hardware designs function correctly before production. They write and run testbenches using languages like SystemVerilog and work with simulation tools to verify chip functionality. Their role involves debugging, analyzing test results, and collaborating with designers to refine designs. This position is crucial in the semiconductor industry to prevent costly design errors. Typically, they work with verification methodologies like UVM to create efficient and reusable test environments.

What are typical tasks and responsibilities for an Entry Level Design Verification Engineer on a daily basis?

As an Entry Level Design Verification Engineer, your daily activities often include writing and executing testbenches, analyzing simulation results, identifying design bugs, and collaborating closely with design and development engineers to resolve issues. You may also be responsible for maintaining verification documentation and participating in code reviews or team meetings. The role involves a mix of hands-on technical work and teamwork, allowing you to learn best practices from experienced colleagues. Over time, you'll have opportunities to take on more complex verification tasks and contribute to process improvements as you gain experience.

What are the most commonly searched types of Design Verification Engineer jobs in Texas? The most popular types of Design Verification Engineer jobs in Texas are:
What are popular job titles related to Entry Level Design Verification Engineer jobs in Texas? For Entry Level Design Verification Engineer jobs in Texas, the most frequently searched job titles are:
What job categories do people searching Entry Level Design Verification Engineer jobs in Texas look for? The top searched job categories for Entry Level Design Verification Engineer jobs in Texas are:
What cities in Texas are hiring for Entry Level Design Verification Engineer jobs? Cities in Texas with the most Entry Level Design Verification Engineer job openings:
Infographic showing various Entry Level Design Verification Engineer job openings in Texas as of June 2026, with employment types broken down into 81% Full Time, 17% Part Time, 1% Temporary, and 1% Contract. Highlights an 87% Physical, 5% Hybrid, and 8% Remote job distribution, with an average salary of $138,956 per year, or $66.8 per hour.
Design Verification Engineer (remote position)

Design Verification Engineer (remote position)

Correct Designs

Austin, TX โ€ข On-site, Remote

$134K - $164K/yr

Contractor

Medical, Retirement

Posted 27 days ago


Job description

Design Verification Engineer
Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you.
Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and nationwide. Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC products for vision processing, aerospace FPGAs, medical electronics, RISC-V based SoC, ARM based peripherals, and mixed signal DSPs. Successful candidates for this role will support verification of advanced CPU/GPU based SOCs.
Correct Designs is NOT the typical contracting, staff augmentation firm. Our engineers have respected long term roles with generous hourly rates in excellent team environments. A typical contract may last 3 years, although we have shorter and even longer term work available. We are well respected in the Design Verification community with clients always seeking new CDI engineers. If you need a few months off between contracts you can take that break and know there will be plenty of work available when you return. If you like the stability of always working, simply move to the next contract with little time off. Correct Designs does provide health care and retirement plan benefits.
We are based in Austin, Texas with clients throughout the US. There are opportunities for both in-person and remote work.
Whether you are an experienced veteran looking for new challenges, or a talented engineer seeking to broaden your experience, we can offer exciting options for your career.
Correct Designs uses E-Verify to confirm work status eligibility.
RESPONSIBILITIES:
  • Verify complex design blocks using equally complex SV/UVM verification environments
  • Develop and execute pre-silicon verification test plans
  • Develop directed and random verification tests to validate block and IP functionality
  • Develop verification components and tools
  • Develop verification functional coverage using industry standard coverage analysis tools/methods
  • Debug regression fails
  • Replicate functional issues found in external environments or post-silicon; review/enhance tests to verify bug fixes

REQUIRED SKILLS AND EXPERIENCE:
  • 3 or more years of proven verification experience in a hardware development setting
  • Strong background in SystemVerilog and UVM verification methodologies
  • Strong debug skills and experience with debug tools such as DVE/Verdi
  • Proficiency in Object Oriented programming, computer architecture and data structures
  • Strong analytical/problem solving skills and pronounced attention to details
  • Strong interpersonal and communication skills
  • Must be comfortable working across geographies

DESIRED SKILLS:
  • Experience architecting/developing verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
  • Experience in other related domains such as formal verification, RTL design, or software development

EDUCATION:
Bachelor or Master's in Electrical Engineering, Computer Engineering, or Computer Science