1

Director Memory Design Engineer Jobs in Utah (NOW HIRING)

This position will report to the Director of Engineering. Required Skills: * Bachelor of Science in ... electronic design * Understanding of low- and medium-voltage systems * Knowledge of electrical ...

Transit Design Engineer Department: Transportation Employment Type: Full Time Location: Pleasant ... Perform independent research, including site visits, as directed and communicate findings to ...

Transit Design Engineer Department: Transportation Employment Type: Full Time Location: Salt Lake ... Perform independent research, including site visits, as directed and communicate findings to ...

Transit Design Engineer

Riverdale, UT · On-site

$100K - $130K/yr

Transit Design Engineer Department: Transportation Employment Type: Full Time Location: Riverdale ... Perform independent research, including site visits, as directed and communicate findings to ...

As a Transit Design Engineer, you will assist on bus rapid transit, light rail, commuter rail, and ... Perform independent research, including site visits, as directed and communicate findings to ...

As a Transit Design Engineer, you will assist on bus rapid transit, light rail, commuter rail, and ... Perform independent research, including site visits, as directed and communicate findings to ...

next page

Showing results 1-20

Director Memory Design Engineer information

What are the most commonly searched types of Memory Design Engineer jobs in Utah? The most popular types of Memory Design Engineer jobs in Utah are:
What are popular job titles related to Director Memory Design Engineer jobs in Utah? For Director Memory Design Engineer jobs in Utah, the most frequently searched job titles are:
What cities in Utah are hiring for Director Memory Design Engineer jobs? Cities in Utah with the most Director Memory Design Engineer job openings:
Layout Design Engineer (SRAM)

Layout Design Engineer (SRAM)

Wipro Limited

Santa Clara, UT • On-site

$45K - $121K/yr

Full-time

Medical, Dental, PTO

Posted 10 days ago


Wipro rating

7.8

Company rating: 7.8 out of 10

Based on 27 frontline employees who took The Breakroom Quiz

86th of 230 rated it services


Job description

Job Title: Layout Design Engineer (SRAM)
City: Santa Clara
State/Province: California
Posting Start Date: 7/14/26
Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients' most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With over 230,000 employees and business partners across 65 countries, we deliver on the promise of helping our customers, colleagues, and communities thrive in an ever-changing world. For additional information, visit us at www.wipro.com.
Job Description:
͏
What you will be doing:
• Manage the complete custom layout process for SRAM bitcell arrays, memory periphery, test structures, and memory macros in advanced CMOS technologies.
• Develop and improve floorplans for SRAM and memory blocks, covering array layout, periphery positioning, power grid design, routing channels, and macro assembly.
• Carry out, debug, and complete DRC, LVS, ERC, antenna, and associated physical verification checks with tools such as Calibre, ICV, or similar workflows.
• Support EM/IR review, power integrity, density/fill, DFM, dummy insertion, layout-dependent effects, and other requirements for tapeout.
• Collaborate with circuit designers to convert schematics into layouts, ensuring matching, symmetry, shielding, parasitic targets, and reliability constraints are maintained.
• Collaborate with PnR and integration teams to resolve top-level DRC/LVS, pin access, boundary, routing, power-grid, and macro-integration issues.
• Implement and advance layout methodology, checklists, reusable practices, and quality standards for consistent memory IP delivery.
• Collaborate with foundry, CAD, and methodology teams on rule interpretation, deck behavior, waivers, and advanced-node process constraints.
• Review layouts, mentor junior engineers, and help raise layout quality and execution rigor across the team.
What we need to see:
• Have a BSEE or equivalent experience
• 10+ years of custom IC layout experience, including 5+ years in SRAM, memory compiler, or full-custom memory IP layout.
• Hands-on participation in advanced CMOS technology initiatives, preferably concentrating on FinFET or GAA nodes at 5nm, 3nm, or smaller dimensions.
• Solid grasp of SRAM and memory layout principles.
• Extensive experience in Cadence Virtuoso applied to custom layout creation and assessment.
• Extensive experience in DRC/LVS debugging using Calibre, ICV, or similar physical verification tools.
• Experience with floorplanning, block-level routing, macro assembly, pin planning, boundary/interface management, and top-level physical verification.
• Direct familiarity with advanced-node layout limitations and layout-dependent phenomena, including LOD, density/fill, matching, symmetry, shielding, electromigration, IR drop, and DFM or similar expertise.
• Ability to work effectively with circuit build, physical build, integration, CAD, and foundry teams.
• Clear communication, strong ownership, good judgment, and the ability to mentor other engineers.
• Knowledge of layout automation or AI tools is a definite plus.
Mandatory Skills: Analog Layout.
Experience: 3-5 Years.
The expected compensation for this role ranges from $45,000 to $121,000 .
Final compensation will depend on various factors, including your geographical location, minimum wage obligations, skills, and relevant experience. Based on the position, the role is also eligible for Wipro's standard benefits including a full range of medical and dental benefits options, disability insurance, paid time off (inclusive of sick leave), other paid and unpaid leave options.
Applicants are advised that employment in some roles may be conditioned on successful completion of a post-offer drug screening, subject to applicable state law.
Wipro provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws. Applications from veterans and people with disabilities are explicitly welcome.
Reinvent your world. We are building a modern Wipro. We are an end-to-end digital transformation partner with the boldest ambitions. To realize them, we need people inspired by reinvention. Of yourself, your career, and your skills. We want to see the constant evolution of our business and our industry. It has always been in our DNA - as the world around us changes, so do we. Join a business powered by purpose and a place that empowers you to design your own reinvention.

What Wipro employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom