Work with Validation and Production Test engineering peers to implement best practices and ... Memory technologies (LPDDR, DDR, HBM, ...) * Other peripherals such as I2C, I3C, SPI, ... * Good ...
Work with Validation and Production Test engineering peers to implement best practices and ... Memory technologies (LPDDR, DDR, HBM, ...) * Other peripherals such as I2C, I3C, SPI, ... * Good ...
Candidates will be joining some of the brightest inventors and engineers in the world to develop ... The candidate is required to have experience with processor-memory interfaces, including DDR ...
Candidates will be joining some of the brightest inventors and engineers in the world to develop ... The candidate is required to have experience with processor-memory interfaces, including DDR ...
Candidates will be joining some of the brightest inventors and engineers in the world to develop ... The candidate is required to have experience with processor-memory interfaces, including DDR ...
Candidates will be joining some of the brightest inventors and engineers in the world to develop ... The candidate is required to have experience with processor-memory interfaces, including DDR ...
Job Title: #Post-Silicon Validation Engineer Location : San Diego, CA (Onsite) Job Summary We are ... Knowledge of PCIe, CXL, DDR, Ethernet, or other high-speed interfaces. * Experience with cloud ...
Job Title: #Post-Silicon Validation Engineer Location : San Diego, CA (Onsite) Job Summary We are ... Knowledge of PCIe, CXL, DDR, Ethernet, or other high-speed interfaces. * Experience with cloud ...
... Engineer to support the development and validation of complex ASIC and FPGA-based designs. The ... Knowledge of PCIe, CXL, DDR, Ethernet, or other high-speed interfaces.Experience with cloud-based ...
... Engineer to support the development and validation of complex ASIC and FPGA-based designs. The ... Knowledge of PCIe, CXL, DDR, Ethernet, or other high-speed interfaces.Experience with cloud-based ...
#Pre-Silicon Validation Engineer
San Diego, CA ยท On-site
$98K - $147K/yr
Job Title Post-Silicon Validation Engineer Location San Diego, CA (Onsite) Job Summary We are ... Knowledge of PCIe, CXL, DDR, Ethernet, or other high-speed interfaces. * Experience with cloud ...
#Pre-Silicon Validation Engineer
San Diego, CA ยท On-site
$98K - $147K/yr
Job Title Post-Silicon Validation Engineer Location San Diego, CA (Onsite) Job Summary We are ... Knowledge of PCIe, CXL, DDR, Ethernet, or other high-speed interfaces. * Experience with cloud ...
Pre and Post Silicon Validation Engineer Location: San Diego, CA Duration: 24 Months Pre and Post ... DDR, etc.) - Good communication skills and ability & desire to work in a cross-functional team ...
Pre and Post Silicon Validation Engineer Location: San Diego, CA Duration: 24 Months Pre and Post ... DDR, etc.) - Good communication skills and ability & desire to work in a cross-functional team ...
Pre and Post Silicon Validation Engineer Location: San Diego, CA Duration: 24 Months Pre and Post ... DDR, etc.) - Good communication skills and ability & desire to work in a cross-functional team ...
Pre and Post Silicon Validation Engineer Location: San Diego, CA Duration: 24 Months Pre and Post ... DDR, etc.) - Good communication skills and ability & desire to work in a cross-functional team ...
DRAM Design Validation Engineer
$144K - $218K/yr
As our DRAM Design Validation Engineer, you will be ensuring the successful integration of DRAM ... IO (DDR/DDR2/DDR3/DDR4/DDR5) characterization and qualification Understanding of memory test ...
DRAM Design Validation Engineer
$144K - $218K/yr
As our DRAM Design Validation Engineer, you will be ensuring the successful integration of DRAM ... IO (DDR/DDR2/DDR3/DDR4/DDR5) characterization and qualification Understanding of memory test ...
Design Validation Test (DVT) Engineer Job Location: San Jose, CA (Onsite 5 days a week) Hire Type ... Validate high speed interfaces (PCIe Gen4/Gen5, Ethernet, SerDes, GT links, DDR/LPDDR, OAM, optical ...
Quick apply
Design Validation Test (DVT) Engineer Job Location: San Jose, CA (Onsite 5 days a week) Hire Type ... Validate high speed interfaces (PCIe Gen4/Gen5, Ethernet, SerDes, GT links, DDR/LPDDR, OAM, optical ...
The Post Silicon Engineer will play a pivotal role in a team that brings up, validates and ... In this role you will own Post Silicon validation of Embedded Processors, PLL, SRAM, DDR, SERDES.
The Post Silicon Engineer will play a pivotal role in a team that brings up, validates and ... In this role you will own Post Silicon validation of Embedded Processors, PLL, SRAM, DDR, SERDES.
DDR Memory Interface System Validation Lead Engineer
San Jose, CA ยท On-site
$149K - $215K/yr
About the Role We are seeking a highly motivated and experienced DDR5 / LPDDR5 Memory Validation Engineer to join our Silicon and Platform Validation organization. In this role, you will drive ...
DDR Memory Interface System Validation Lead Engineer
San Jose, CA ยท On-site
$149K - $215K/yr
About the Role We are seeking a highly motivated and experienced DDR5 / LPDDR5 Memory Validation Engineer to join our Silicon and Platform Validation organization. In this role, you will drive ...
DRAM Design Validation Engineer
$175K - $311K/yr
As our DRAM Design Validation Engineer, you will be ensuring the successful integration of DRAM ... IO (DDR/DDR2/DDR3/DDR4/DDR5) characterization and qualification Understanding of memory test ...
DRAM Design Validation Engineer
$175K - $311K/yr
As our DRAM Design Validation Engineer, you will be ensuring the successful integration of DRAM ... IO (DDR/DDR2/DDR3/DDR4/DDR5) characterization and qualification Understanding of memory test ...
Silicon Validation Engineer, Infra Silicon Responsibilities: * Define and own the end-to-end ... Familiarity with high-speed interface validation including PCIe, Ethernet, HBM, or DDR ...
Silicon Validation Engineer, Infra Silicon Responsibilities: * Define and own the end-to-end ... Familiarity with high-speed interface validation including PCIe, Ethernet, HBM, or DDR ...
Lead and drive the creation of validation test plan and test scripts for DDR I/O associated with ... Mentor and train new engineers on validation practices, encouraging a culture of excellence and ...
Lead and drive the creation of validation test plan and test scripts for DDR I/O associated with ... Mentor and train new engineers on validation practices, encouraging a culture of excellence and ...
DDR Memory Interface System Validation Lead Engineer
San Jose, CA ยท On-site
$149K - $215K/yr
About the Role We are seeking a highly motivated and experienced DDR5 / LPDDR5 Memory Validation Engineer to join our Silicon and Platform Validation organization. In this role, you will drive ...
DDR Memory Interface System Validation Lead Engineer
San Jose, CA ยท On-site
$149K - $215K/yr
About the Role We are seeking a highly motivated and experienced DDR5 / LPDDR5 Memory Validation Engineer to join our Silicon and Platform Validation organization. In this role, you will drive ...
Lead and drive the creation of validation test plan and test scripts for DDR I/O associated with ... Mentor and train new engineers on validation practices, encouraging a culture of excellence and ...
Lead and drive the creation of validation test plan and test scripts for DDR I/O associated with ... Mentor and train new engineers on validation practices, encouraging a culture of excellence and ...
Lead and drive the creation of validation test plan and test scripts for DDR I/O associated with ... Mentor and train new engineers on validation practices, encouraging a culture of excellence and ...
Lead and drive the creation of validation test plan and test scripts for DDR I/O associated with ... Mentor and train new engineers on validation practices, encouraging a culture of excellence and ...
Silicon Validation Engineer, Infra Silicon
Sunnyvale, CA ยท On-site
$178K - $250K/yr
Meta's Infrastructure Silicon organization is seeking a Silicon Validation Engineer to lead silicon ... PCIe, DDR, or high-speed serial interfaces โข Experience developing validation automation ...
Silicon Validation Engineer, Infra Silicon
Sunnyvale, CA ยท On-site
$178K - $250K/yr
Meta's Infrastructure Silicon organization is seeking a Silicon Validation Engineer to lead silicon ... PCIe, DDR, or high-speed serial interfaces โข Experience developing validation automation ...
The Post Silicon Engineer will play a pivotal role in a team that brings up, validates and ... In this role you will own Post Silicon validation of Embedded Processors, PLL, SRAM, DDR, SERDES.
The Post Silicon Engineer will play a pivotal role in a team that brings up, validates and ... In this role you will own Post Silicon validation of Embedded Processors, PLL, SRAM, DDR, SERDES.
Ddr Validation Engineer information
See salary details
$22.60 - $27.64
2% of jobs
$27.64 - $32.69
6% of jobs
$32.69 - $37.74
13% of jobs
$39.32 is the 25th percentile. Wages below this are outliers.
$37.74 - $42.79
13% of jobs
$42.79 - $47.84
11% of jobs
The median wage is $50.36 / hr.
$47.84 - $52.88
12% of jobs
$52.88 - $57.93
9% of jobs
$61.82 is the 75th percentile. Wages above this are outliers.
$57.93 - $62.98
13% of jobs
$62.98 - $68.03
13% of jobs
$68.03 - $73.08
6% of jobs
$73.08 - $78.13
3% of jobs
$22
$51
$78
How much do ddr validation engineer jobs pay per hour?
What are popular job titles related to Ddr Validation Engineer jobs?
For Ddr Validation Engineer jobs, the most frequently searched job titles are:

Principal Debug Validation Engineer
Austin, TX โข On-site
Full-time
Re-posted 17 days ago
Job description
Principal Embedded SW/FW Engineer (Bringup) - Austin, Tx, USA
Job Summary
We have an exciting opportunity to be part of a collaborative, cross-functional development team validating cutting-edge, high-performance AI chips and platforms.
ย You will play a key role in supporting new product introductions and post-silicon validation.
Working within the Post-Silicon Validation team, you will be involved with bringing first silicon to life, functionally validating it and working closely with many other teams to help it become a fully characterised and working product, reporting project status/progress to program management on a regular basis. You will have the opportunity to provide technical guidance to other engineering team members. In this role, you can leverage our experience and industry knowledge to architect and drive implementation of continuous improvements to test infrastructure and processes.
The Team
The Post-Silicon Bringup team sits within the Architecture and Validation team, we are responsible for bringup and validation of new silicon when it returns from manufacture, enabling and supporting the production SW and FW teams to bring up their software and supporting the Silicon Characterisation team.
Responsibilities and Duties
- Plan, design, develop and debug silicon validation tests in bare metal C/C++ on FPGA/Emulator prior to first silicon
- Deploy silicon validation tests on first silicon and debugging them
- Develop automated test framework and regression test suites in Python to optimize validation efficiency
- Collaborate closely with engineers from many other disciplines on a variety of topics
- Work with Validation and Production Test engineering peers to implement best practices and continuous improvements to test methodologies
- Analyse test results, identify and debug failures/defects
- Contribute to shared test and validation infrastructure
- Provide feedback to architects
Candidate Profileย
Essential:
- Understanding of ML applications and their workloads
- A self-starter who can apply independent judgement
- A team player able to lead and support colleagues with difficult concepts
- Strong experience in Bare metal / embedded C/C++
- Excellent problem-solving, analytical & diagnostic skills
- Ability to work across teams and programming languages to find root causes of critical and complex issues
- Experience of the post-silicon validation process applied in digital ASIC environments
- Python, Linux
- Excellent communication skills and the ability to explain difficult concepts to resolve issuesย
Desirable
- 5 to 10 years' experienceย
- Experience building and leading, multi-site teams
- Driver level experience with one or more of the following is highly desirable:
- PCIe
- Ethernet
- Memory technologies (LPDDR, DDR, HBM, ...)
- Other peripherals such as I2C, I3C, SPI, ...
- Good knowledge of mixed-signal building blocks such as PLLs, high speed PHYs and IC control/communication protocols is highly desirable.
- Experience of Arm CPUs, System IPย and debug tools.
- Experience of AMBA protocols.
- Experience in Characterization, Failure Analysis, Test Development, Statistical analysis,ย