Complete high-quality, area-optimal, low-power RTL design using industry-standard hardware ... Collaborate with architects, analog designers, test/product/quality/bench engineers and software ...
Complete high-quality, area-optimal, low-power RTL design using industry-standard hardware ... Collaborate with architects, analog designers, test/product/quality/bench engineers and software ...
Technical Staff Engineer-Design
Chandler, AZ · On-site
Proficient in RTL design (Verilog/System Verilog), Low-power design, synthesis, timing constraint ... Master's degree in computer engineering, electrical engineering, or related field. * Knowledge of ...
Technical Staff Engineer-Design
Chandler, AZ · On-site
Proficient in RTL design (Verilog/System Verilog), Low-power design, synthesis, timing constraint ... Master's degree in computer engineering, electrical engineering, or related field. * Knowledge of ...
We are seeking an experienced, self-motivated, and passionate engineer to lead, architect, and ... RTL Design and Implementation: Use Verilog and SystemVerilog to design digital blocks, subsystems ...
We are seeking an experienced, self-motivated, and passionate engineer to lead, architect, and ... RTL Design and Implementation: Use Verilog and SystemVerilog to design digital blocks, subsystems ...
Senior/Staff Design Verification Engineer - Coherent Interconnect
Chandler, AZ · Hybrid
$198K - $268K/yr
Bachelors, Masters or PhD in Electrical/Computer Engineering or Computer Science * 7+ years of hands on experience in verification/RTL design * CPU microarchitecture experience including knowledge of ...
Senior/Staff Design Verification Engineer - Coherent Interconnect
Chandler, AZ · Hybrid
$198K - $268K/yr
Bachelors, Masters or PhD in Electrical/Computer Engineering or Computer Science * 7+ years of hands on experience in verification/RTL design * CPU microarchitecture experience including knowledge of ...
Work cross-functionally with AI accelerator, CPU core, memory subsystem, embedded software ... Proficiency with EDA tools for architecture exploration, RTL design, synthesis, and physical ...
Work cross-functionally with AI accelerator, CPU core, memory subsystem, embedded software ... Proficiency with EDA tools for architecture exploration, RTL design, synthesis, and physical ...
CPU Formal Verification Engineer
Phoenix, AZ · On-site
$164K - $311K/yr
Working as part of the CPU team, you will leverage formal verification methodologies to develop ... Collaborate with architects, RTL developers, and physical design teams to enhance verification ...
CPU Formal Verification Engineer
Phoenix, AZ · On-site
$164K - $311K/yr
Working as part of the CPU team, you will leverage formal verification methodologies to develop ... Collaborate with architects, RTL developers, and physical design teams to enhance verification ...
Work cross-functionally with AI accelerator, CPU core, memory subsystem, embedded software ... Proficiencywith EDA tools for architecture exploration, RTL design, synthesis, and physical ...
Work cross-functionally with AI accelerator, CPU core, memory subsystem, embedded software ... Proficiencywith EDA tools for architecture exploration, RTL design, synthesis, and physical ...
Technical Staff Engineer-Design
Chandler, AZ · On-site
Proficient in RTL design (Verilog/System Verilog), Low-power design, synthesis, timing constraint ... Master's degree in computer engineering, electrical engineering, or related field. * Knowledge of ...
Technical Staff Engineer-Design
Chandler, AZ · On-site
Proficient in RTL design (Verilog/System Verilog), Low-power design, synthesis, timing constraint ... Master's degree in computer engineering, electrical engineering, or related field. * Knowledge of ...
As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high ... Implement specifications/designs in RTL and coordinate the work of other junior designers to ...
As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high ... Implement specifications/designs in RTL and coordinate the work of other junior designers to ...
As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high ... Implement specifications/designs in RTL and coordinate the work of other junior designers to ...
As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high ... Implement specifications/designs in RTL and coordinate the work of other junior designers to ...
Senior FPGA Design Engineer
Chandler, AZ · On-site
$101K - $136K/yr
Strong digital design engineer with FPGA/ASIC SoC design experience * Strong FPGA Implementation ... Capable of creating RTL simulations to identify and resolve most issues before hardware tests
Quick apply
Senior FPGA Design Engineer
Chandler, AZ · On-site
$101K - $136K/yr
Strong digital design engineer with FPGA/ASIC SoC design experience * Strong FPGA Implementation ... Capable of creating RTL simulations to identify and resolve most issues before hardware tests
Senior Design Verification Engineer
Tempe, AZ · On-site
$176K - $264K/yr
Architecting Design Verification environments for ASICs and FPGAs ... Working with RTL, System and software engineers to determine appropriate coverage closure for chip ...
Senior Design Verification Engineer
Tempe, AZ · On-site
$176K - $264K/yr
Architecting Design Verification environments for ASICs and FPGAs ... Working with RTL, System and software engineers to determine appropriate coverage closure for chip ...
Senior Design Verification Engineer
$176K - $264K/yr
Architecting Design Verification environments for ASICs and FPGAs ... Working with RTL, System and software engineers to determine appropriate coverage closure for chip ...
Senior Design Verification Engineer
$176K - $264K/yr
Architecting Design Verification environments for ASICs and FPGAs ... Working with RTL, System and software engineers to determine appropriate coverage closure for chip ...
Physical Design Engineer- Foundry Services
Phoenix, AZ · On-site
$122K - $232K/yr
As a Physical Design Engineer, you will play a pivotal role in bringing Intel's innovative products ... RTL, SPICE, OASIS, and ODB++. * Experience with physical Design including at least 2 of the ...
Physical Design Engineer- Foundry Services
Phoenix, AZ · On-site
$122K - $232K/yr
As a Physical Design Engineer, you will play a pivotal role in bringing Intel's innovative products ... RTL, SPICE, OASIS, and ODB++. * Experience with physical Design including at least 2 of the ...
Physical Design Engineer- Foundry Services
Phoenix, AZ · On-site
$122K - $232K/yr
As a Physical Design Engineer, you will play a pivotal role in bringing Intel's innovative products ... RTL, SPICE, OASIS, and ODB++. * Experience with physical Design including at least 2 of the ...
Physical Design Engineer- Foundry Services
Phoenix, AZ · On-site
$122K - $232K/yr
As a Physical Design Engineer, you will play a pivotal role in bringing Intel's innovative products ... RTL, SPICE, OASIS, and ODB++. * Experience with physical Design including at least 2 of the ...
FPGA Engineer (Space)
Tempe, AZ · On-site
$164K - $246K/yr
Own the architecture, design, and implementation of FPGA based digital systems * Develop RTL in ... Bachelor Degree in Electrical Engineering, Computer Engineering or a related field * 6+ years FPGA ...
FPGA Engineer (Space)
Tempe, AZ · On-site
$164K - $246K/yr
Own the architecture, design, and implementation of FPGA based digital systems * Develop RTL in ... Bachelor Degree in Electrical Engineering, Computer Engineering or a related field * 6+ years FPGA ...
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
Scottsdale, AZ · On-site
$135K - $150K/yr
Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design * Hands-on ... General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions ...
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
Scottsdale, AZ · On-site
$135K - $150K/yr
Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design * Hands-on ... General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions ...
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
Scottsdale, AZ · On-site
$135K - $150K/yr
Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design * Hands-on ... Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high ...
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
Scottsdale, AZ · On-site
$135K - $150K/yr
Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design * Hands-on ... Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high ...
FPGA Engineer (Space)
Tempe, AZ · On-site
$164K - $246K/yr
Own the architecture, design, and implementation of FPGA based digital systems * Develop RTL in ... Bachelor Degree in Electrical Engineering, Computer Engineering or a related field * 6+ years FPGA ...
FPGA Engineer (Space)
Tempe, AZ · On-site
$164K - $246K/yr
Own the architecture, design, and implementation of FPGA based digital systems * Develop RTL in ... Bachelor Degree in Electrical Engineering, Computer Engineering or a related field * 6+ years FPGA ...
Senior Design Verification Engineer with Security Clearance
Tempe, AZ · On-site
$176K - $264K/yr
Architecting Design Verification environments for ASICs and FPGAs ... Working with RTL, System and software engineers to determine appropriate coverage closure for chip ...
Senior Design Verification Engineer with Security Clearance
Tempe, AZ · On-site
$176K - $264K/yr
Architecting Design Verification environments for ASICs and FPGAs ... Working with RTL, System and software engineers to determine appropriate coverage closure for chip ...
Cpu Rtl Design Engineer information
See Phoenix, AZ salary details
$38.4K - $48.6K
2% of jobs
$48.6K - $58.8K
11% of jobs
$64.2K is the 25th percentile. Wages below this are outliers.
$58.8K - $68.9K
23% of jobs
The median wage is $75.5K / yr.
$68.9K - $79.1K
22% of jobs
$79.1K - $89.3K
17% of jobs
$89.6K is the 75th percentile. Wages above this are outliers.
$89.3K - $99.5K
9% of jobs
$99.5K - $109.6K
6% of jobs
$109.6K - $119.8K
3% of jobs
$119.8K - $130K
3% of jobs
$130K - $140.2K
2% of jobs
$140.2K - $150.3K
1% of jobs
$38.4K
$83.6K
$150.3K
How much do cpu rtl design engineer jobs pay per year?
What is the difference between Cpu Rtl Design Engineer vs Cpu Verification Engineer?
| Aspect | Cpu Rtl Design Engineer | Cpu Verification Engineer |
|---|---|---|
| Primary Focus | Designing and developing RTL code for CPU components | Verifying and testing RTL designs for correctness |
| Skills & Certifications | HDL languages (Verilog/VHDL), FPGA/ASIC design experience | HDL, testbench development, simulation tools |
| Work Environment | Design teams, hardware development labs | Verification teams, simulation environments |
| Industry Usage | Semiconductor companies, CPU design firms | ASIC/FPGA verification, chip validation |
While both roles require HDL knowledge and work within hardware design environments, Cpu Rtl Design Engineers focus on creating the RTL code for CPU components, whereas Cpu Verification Engineers concentrate on testing and validating those designs to ensure functionality and performance.
What are some common challenges faced by CPU RTL Design Engineers when collaborating with verification and architecture teams?
What are the key skills and qualifications needed to thrive as a CPU RTL Design Engineer, and why are they important?
What are CPU RTL Design Engineers?
$133K/yr
Full-time
Posted 16 hours ago
Job description
Job Responsibility:
As a digital designer, you will join a highly experienced team. Your key responsibilities will be:
Thoroughly understand various Standards and specifications regarding USB2, eUSB2, typeC, USBPD, TCPCI, BC1.2, I2C, SPI, SPMI; and map that knowledge to the needs of SoC product under design. Micro-architect the features and implementation details of the design IP. Prior knowledge and experience on the above listed specifications is a strong plus for this role.
Develop and implement digital IP and logic designs for complex Mixed-Signal System-on-Chips (SoCs), adhering to architectural specifications and performance requirements. (Verilog/SystemVerilog).
Complete high-quality, area-optimal, low-power RTL design using industry-standard hardware description languages
Conduct IP-level design verification activities, including testbench development, simulation, and debugging, to ensure functional correctness and coverage.
Collaborate with architects, analog designers, test/product/quality/bench engineers and software team to define features, interfaces and integrate digital blocks.
Participate in synthesis, static timing analysis (STA), and formal verification to meet timing, area, and power targets.
Contribute to design for testability (DFT) implementation and verification.
Generate comprehensive design documentation and participate in design reviews.
Troubleshoot and resolve design issues throughout the development lifecycle.
Stay updated with the latest industry trends, tools, and methodologies in digital design.
Job Qualification:
Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL coding, FPGA, Computer Architecture, Digital Verification.
Minimum 3 years of experience in similar role of Digital Design & Architecture. Seeking 3-8 years total experience for this role
Willing to relocate to Phoenix Metro area (Arizona) and minimum 3 days per week full-day presence in NXP's Chandler office
Excellent on problem-solving, teamwork, planning, organizing, attention to detail and communication skills.
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-6692