ZipRecruiter

Log In

1

Cpu Rtl Design Engineer Jobs in Phoenix, AZ (NOW HIRING)

Viasat, Inc.

Hardware Design Engineer

Tempe, AZ · On-site

$164K - $246K/yr

Develop, simulate, and verify FPGA RTL (using SystemVerilog, Verilog, or VHDL) for control, data ... Design high-speed interfaces (DDR4, SERDES, UART, I2C, SPI, LVDS) and perform signal/power ...

Viasat, Inc.

Hardware Design Engineer

Tempe, AZ · On-site

$164K - $246K/yr

Develop, simulate, and verify FPGA RTL (using SystemVerilog, Verilog, or VHDL) for control, data ... Design high-speed interfaces (DDR4, SERDES, UART, I2C, SPI, LVDS) and perform signal/power ...

Viasat

Hardware Design Engineer

Tempe, AZ · On-site

$150 - $200/hr

Develop, simulate, and verify FPGA RTL (using SystemVerilog, Verilog, or VHDL) for control, data ... Design high-speed interfaces (DDR4, SERDES, UART, I2C, SPI, LVDS) and perform signal/power ...

Intel

Sr. Logic Design Engineer

Phoenix, AZ · On-site

$141K - $200K/yr

Intel's HIPD team is looking for an experienced senior Logic design engineer to join the rapidly ... RTL/Logic design using System Verilog Language * Experience with Design of Data path, Power ...

Axon

Senior FPGA & Firmware Engineer - SDR

Scottsdale, AZ · On-site

$120K - $159K/yr

You will mentor junior engineers, raise the technical bar for our model-based design and ... Highly proficient in RTL design with VHDL and/or Verilog/SystemVerilog, including synthesizable ...

Axon

Senior FPGA & Firmware Engineer - SDR

Scottsdale, AZ · On-site

$120K - $159K/yr

You will mentor junior engineers, raise the technical bar for our model-based design and ... Highly proficient in RTL design with VHDL and/or Verilog/SystemVerilog, including synthesizable ...

Viasat

FPGA Engineer (Space)

Tempe, AZ · On-site

$150 - $200/hr

Own the architecture, design, and implementation of FPGA based digital systems * Develop RTL in ... Bachelor Degree in Electrical Engineering, Computer Engineering or a related field * 6+ years FPGA ...

NXP Semiconductors

Senior DfT Engineer

Chandler, AZ · On-site

As a DfT engineer, you will join a highly experienced team. Your key responsibilities will be: 1) ... Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL coding, DfT ...

previous pagenext page

Showing results 21-40

All JobsCpu Rtl Design Engineer JobsCpu Rtl Design Engineer Jobs in Phoenix, AZ

Cpu Rtl Design Engineer information

See Phoenix, AZ salary details

$41.1K

$89.4K

$160.7K

How much do cpu rtl design engineer jobs pay per year?

As of Sep 8, 2026, the average yearly pay for cpu rtl design engineer in Phoenix, AZ is $89,371.00, according to ZipRecruiter salary data. Most workers in this role earn between $68,900.00 and $99,900.00 per year, depending on experience, location, and employer.

What is a CPU RTL design engineer?

CPU RTL (Register Transfer Level) Design Engineers are specialized hardware engineers who design, implement, and verify the digital logic that forms the core of computer processors. They use hardware description languages like Verilog or VHDL to create and simulate the functional blocks of CPUs, ensuring correct operation and optimal performance. Their work involves close collaboration with architecture, verification, and physical design teams to bring processor designs from conception to silicon. They also debug and optimize designs to meet power, speed, and area goals.

What are the key skills and qualifications needed to thrive as a CPU RTL design engineer?

To thrive as a CPU RTL Design Engineer, you need a strong background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys or Cadence, and experience with simulation, synthesis, and verification methodologies are essential. Strong problem-solving skills, attention to detail, and effective teamwork are crucial soft skills for success in this role. These competencies enable the accurate implementation, debugging, and optimization of complex CPU designs, ensuring performance and reliability in final hardware products.

What are some common challenges faced by CPU RTL design engineers when collaborating with verification and architecture teams?

CPU RTL Design Engineers often work closely with both verification and architecture teams to ensure that the design meets functional and performance requirements. A common challenge is ensuring clear communication of design intent and handling feedback from verification regarding corner cases or bugs. Balancing architectural changes with design timelines and maintaining synchronization across multiple teams can be demanding. Successful engineers proactively document their work, participate in regular sync-ups, and are open to iterative improvements based on collaborative feedback.

What is the difference between Cpu Rtl Design Engineer vs Cpu Verification Engineer?

AspectCpu Rtl Design EngineerCpu Verification Engineer
Primary FocusDesigning and developing RTL code for CPU componentsVerifying and testing RTL designs for correctness
Skills & CertificationsHDL languages (Verilog/VHDL), FPGA/ASIC design experienceHDL, testbench development, simulation tools
Work EnvironmentDesign teams, hardware development labsVerification teams, simulation environments
Industry UsageSemiconductor companies, CPU design firmsASIC/FPGA verification, chip validation

While both roles require HDL knowledge and work within hardware design environments, Cpu Rtl Design Engineers focus on creating the RTL code for CPU components, whereas Cpu Verification Engineers concentrate on testing and validating those designs to ensure functionality and performance.

What are popular job titles related to Cpu Rtl Design Engineer jobs in Phoenix, AZ?

For Cpu Rtl Design Engineer jobs in Phoenix, AZ, the most frequently searched job titles are:

What job categories do people searching Cpu Rtl Design Engineer jobs in Phoenix, AZ look for?

The top searched job categories for Cpu Rtl Design Engineer jobs in Phoenix, AZ are:

Cpu Rtl Design Engineer jobs near you
Infographic showing various Cpu Rtl Design Engineer job openings in Phoenix, AZ as of August 2026, with employment types broken down into 92% Full Time, 6% Part Time, and 2% Contract. Highlights an 81% Physical, 5% Hybrid, and 14% Remote job distribution, with an average salary of $87,525 per year, or $42.1 per hour.

Staff Digital Design Engineer

Renesas Electronics

Chandler, AZ • On-site

$133K/yr

Full-time

Re-posted 23 days ago

Job description

Job Description

Renesas Electronics is seeking a highly skilled and motivated Staff Digital Design Engineer to join our growing hardware development team in Chandler, AZ. In this role, you will be responsible for designing power and area-optimized digital circuits for complex mixed-signal applications.

Job Purpose & Dimensions:

Interpret high level requirements to architect, design & integrate low-power digital circuits for mixed-signal data conversion and power management products in advanced process nodes.

Support full product lifecycle from concept to mass-production; communicating closely with wider organization through the various stages of silicon development.

Provide technical leadership & influence to the digital design team by contributing to technical discussions & reviews, mentoring junior engineers, and supporting recruitment.

Work closely with Analog and Verification engineers to deliver high-quality silicon solutions.

Responsibilities:

Ensuring digital development process is state-of-art and achieves budget, schedule, and project deliverable goals.

Designing digital RTL that meets timing, area, power and any adhering standards specifications.

Integrating design at the top level and running block & top-level simulations.

Participate in all aspects of Mixed-signal design flow - Micro-architecture, Design partitioning, RTL Verilog / System Verilog Design, Generating Timing Constraints, Synthesis, Interaction with P&R Team, Timing Analysis, LINT, CDC, RDC, UPF.

Working closely with P&R team to generate a layout that meets timing, area, and power requirements.

Support DFT strategy and implementation, and review test case development.

Assisting with top level test-bench debug, and running RTL & gate level simulations

Working with analog and digital verification engineers to come up with complex test scenarios for pre-silicon verification.

Supporting analog team to develop AMS, System Verilog or Verilog-real behavioral models.

Developing detailed block & chip level design documents and collateral.

Holding and participating in key design reviews and completion of various checklists.

Perform silicon evaluation as required.

Document device errata, develop work-around solutions, implement engineering changes when necessary.

Qualifications

>10 years of digital design experience in one of the following areas: wireless handheld, data conversion, and power management.

Degree-level qualification in Electrical Engineering, Electronics, Computer Engineering, Computer Science, or a related discipline.

Fluent in Verilog / SystemVerilog RTL for digital CMOS circuit design.

Strong understanding of ASIC design methodology.

Strong understanding of Lint, CDC & RDC tools.

Strong understanding of block-level & chip-level verification techniques.

Strong & proven ability to debug both RTL & gate-level simulations.

Mandatory competence in written and verbal English.

Willingness to travel domestically or internationally on short notice.

Ability to work independently and collaboratively.

Preferred: experience with Digital Signal Processing (DSP) concepts and hardware realizations.

Preferred: experience with methodology and flow automation using appropriate scripting.

Preferred: experience with mixed-signal design methodologies.

Preferred: experience developing design constraints and hand-off to P&R.

Preferred: experience with STA and timing closure.

Preferred: experience with low-power design techniques, including clock and power gating (UPF).

Preferred: experience with power analysis and optimization.

Preferred: experience with advanced verification methodologies (UVM).

Preferred: experience with industry-standard protocols such as AMBA or I2C.

Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose 'To Make Our Lives Easier.' As the industry's leading expert in embedded processing with unmatched quality and system-level know-how, we have evolved to provide scalable and comprehensive semiconductor solutions for automotive, industrial, infrastructure, and IoT industries based on the broadest product portfolio, including High Performance Computing, Embedded Processing, Analog & Connectivity, and Power.
With a diverse team of over 22,000 professionals in more than 30 countries, we continue to expand our boundaries to offer enhanced user experiences through digitalization and usher into a new era of innovation. We design and develop sustainable, power-efficient solutions today that help people and communities thrive tomorrow, 'To Make Our Lives Easier.'     
At Renesas, you can: 

  • Launch and advance your career in technical and business roles across four Product Groups and various corporate functions. You will have the opportunities to explore our hardware and software capabilities and try new things.  
  • Make a real impact by developing innovative products and solutions to meet our global customers' evolving needs and help make people's lives easier, safe and secure. 
  • Maximize your performance and wellbeing in our flexible and inclusive work environment. Our people-first culture and global support system, including the remote work option and Employee Resource Groups, will help you excel from the first day.    

Are you ready to own your success and make your mark?  

Join Renesas. Shape Your Future with Us.  

Renesas Electronics is an equal opportunity and affirmative action employer, committed to celebrating diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by federal, state or local law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Apply