ZipRecruiter

Log In

1

Contract Physical Design Engineer Jobs in Arizona

Intel

Senior Analog Design Engineer

Phoenix, AZ

$200K/yr

Collaborate with cross-functional teams including architecture, logic, verification, physical ... engineers. The ideal candidate is self-driven, detail-oriented, and passionate about analog design ...

Intel Corporation

Senior Analog Design Engineer

Phoenix, AZ · On-site

$190.61 - $269.10/hr

We are seeking an experienced Senior Analog Design Engineer to join our engineering team. The ... physical design, layout, post-silicon manufacturing and validation teams, and SOC partners. • ...

Intel Corporation

Senior Analog Design Engineer

Phoenix, AZ · On-site

$200K/yr

... physical design, layout, post-silicon manufacturing and validation teams, and SOC partners. • ... The position also involves providing guidance to layout engineers and mentoring junior analog ...

Trilon Group

Electrical Design Engineer

Tempe, AZ · On-site

$80K - $110K/yr

Electrical Design Engineer Department: Electrical/Energy Employment Type: Full Time Location: Tempe ... Minimum of five (5) years of experience producing EI&C Contract Drawing packages in AutoCAD.

MKS2 Technologies

Digital Design Engineer

Tucson, AZ · On-site

$90K - $100K/yr

Digital Design Engineer - Secret Clearance Required Location: Tucson, AZ (On-site) Job Type ... W-2 Contract or Contract to hire Clearance: Active U.S. Security Clearance required prior to start ...

AVTC Group

Digital Design Engineer

Tucson, AZ · On-site

$128K/yr

This effort is on-site on Tucson, AZ Active Secret Employment type: Full Time w-2 or Contract ... Compensation open to negotiation Digital Design Engineer Responsible for the design, analysis ...

Lochner

Airport Design Engineer

Mesa, AZ · On-site +1

Preparation of engineering design reports, construction plans, and contract documents / technical ... Wellness programs supporting physical and mental well-being * Education assistance, professional ...

MKS2 Technologies

Digital Design Engineer

Tucson, AZ

$90K - $100K/yr

Digital Design Engineer - Secret Clearance Required Location: Tucson, AZ (On-site) Job Type ... W-2 Contract or Contract to hire Clearance: Active U.S. Security Clearance required prior to start ...

onsemi

Design Engineer

Scottsdale, AZ

As a Principal Design Engineer located in Scottsdale, Arizona, you will have the opportunity to ... physical or mental disability, medical condition, genetic information, military or veteran status ...

MASTER HW LOCHNER INC

Airport Design Engineer

Mesa, AZ · On-site

Preparation of engineering design reports, construction plans, and contract documents / technical ... Wellness Program for Physical and Mental Health * Lochner Cares Non-Profit 501c3 * Education and ...

Intel

Silicon Packaging Design Engineer

Phoenix, AZ

$135K/yr

Key Responsibilities: - Design and implement physical layout and routing of silicon interposers and ... Engineering, or a STEM related field Experience listed above should be in the following:

onsemi

Design Engineer

Scottsdale, AZ · On-site

As a Principal Design Engineer located in Scottsdale, Arizona, you will have the opportunity to ... physical or mental disability, medical condition, genetic information, military or veteran status ...

TSMC

Water Section Design Engineer

Phoenix, AZ

As a Water Section Design Engineer, you will demonstrate a strong sense of reliability and ... Ability to innovate and think flexibly Physical Requirements: * May spend extended hours working ...

TSMC

Water Section Design Engineer

Phoenix, AZ · On-site

As a Water Section Design Engineer, you will demonstrate a strong sense of reliability and ... Ability to innovate and think flexibly Physical Requirements: * May spend extended hours working ...

Intel

Mixed Signal Logic Design Engineer

Phoenix, AZ

As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high ... Support the physical design team in implementing your designs, including synthesis and timing ...

previous page

Showing results 41-60

All JobsContract Physical Design Engineer JobsContract Physical Design Engineer Jobs in Arizona

Contract Physical Design Engineer information

What are the key skills and qualifications needed to thrive as a contract physical design engineer?

A Contract Physical Design Engineer typically requires a solid background in electrical engineering, strong knowledge of VLSI design, and hands-on experience with ASIC or FPGA physical implementation. Familiarity with EDA tools such as Synopsys ICC2, Cadence Innovus, and scripting languages like Tcl and Perl, as well as understanding of industry standards, is crucial. Standout soft skills include strong problem-solving abilities, attention to detail, and effective communication for collaborating with cross-functional teams. These skills ensure the engineer can deliver optimized, manufacturable chip layouts on time and within specification, which is vital for project and product success.

What is a contract physical design engineer?

Contract Physical Design Engineers are professionals who specialize in the layout and implementation of integrated circuits (ICs) for semiconductor devices, typically working on a temporary or project-based basis. They focus on transforming circuit designs into physical layouts that can be fabricated on silicon chips, ensuring optimal performance, power, and area efficiency. Their work involves tasks such as floorplanning, placement, routing, timing analysis, and design rule checking. Contract roles allow companies flexibility in staffing for specific projects or peak development periods, and engineers in these positions often work for consulting firms or as independent contractors.

What are some common challenges faced by contract physical design engineers when joining new projects or teams?

Contract Physical Design Engineers often need to quickly adapt to new workflows, proprietary tools, and unique design methodologies used by different clients or teams. They may also face tight project timelines and the need to rapidly understand complex chip architectures. Effective communication and collaboration with cross-functional teams, such as verification and RTL design engineers, are critical to ensure design hand-offs and resolve issues efficiently. Flexibility, strong organizational skills, and a proactive approach to learning new environments are key to overcoming these challenges.

What are the most commonly searched types of Physical Design Engineer jobs in Arizona?

The most popular types of Physical Design Engineer jobs in Arizona are:

What are popular job titles related to Contract Physical Design Engineer jobs in Arizona?

For Contract Physical Design Engineer jobs in Arizona, the most frequently searched job titles are:

What job categories do people searching Contract Physical Design Engineer jobs in Arizona look for?

The top searched job categories for Contract Physical Design Engineer jobs in Arizona are:

What cities in Arizona are hiring for Contract Physical Design Engineer jobs?

Cities in Arizona with the most Contract Physical Design Engineer job openings:

Contract Physical Design Engineer jobs near you

Senior Applications and Solutions Engineer - Foundry Services

Intel Corporation

Phoenix, AZ • On-site

$122.44 - $232.19/hr

Other

Re-posted 10 days ago

Intel rating

8.7

Company rating: 8.7 out of 10

Based on 147 frontline employees who took The Breakroom Quiz

19th of 157 rated electronics manufacturers

Job description

Position Overview

We seek a Senior ASIC Design Engineer who will provide technical support to Intel Foundry Services customers on PDKs through ASIC design implementation flows and perform ASIC physical design execution focused on complex multi-voltage domain (UPF/CPF) designs and power-intent (VCLP and Conformal LP) verification signoff. This role drives quality improvements in design kits, supports customers through successful tape-outs, and performs ASIC design services on complex multi-voltage domain designs.

Key Responsibilities
  • Provide comprehensive technical support to Intel Foundry Services customers on PDKs, digital reference flows, and digital design signoff methodologies in multi-voltage domain implementation and verification.
  • Support and deliver ASIC/Digital tool/flow/methodology solutions, especially in multi-voltage domain design implementation and verification using Cadence and Synopsys tool suites.
  • Have deep knowledge of UPF/CPF (level-shifter, isolation, power gating, retention, always-on) implementation and verification using VCLP and Conformal LP; write and debug UPF/CPF for multi-voltage domain designs.
  • Drive customer success through expert guidance and hands-on experience in ASIC design execution.
  • Drive quality improvements in design kits and documentation through ASIC design reference flow validation and comprehensive documentation review.
  • Create application notes, technical design checklists, and deliver training presentations to customers and internal teams.
  • Establish and maintain high-quality design through implementation and verification methodologies and checklists.
Core Competencies
  • Self-driven and results-oriented with ability to manage multiple tasks effectively.
  • Strong teamwork skills to drive solutions for implementation challenges.
  • Excellent analytical problem-solving capabilities for complex design issues.
  • Effective communication skills with experience in collaboration and customer feedback.
Minimum Qualifications
  • US citizenship required.
  • Ability to obtain a US Government Security Clearance.
  • Bachelor’s degree in Electrical / Computer Engineering, Computer Science, or a STEM related field.
  • 4+ years of experience with advanced CMOS processes (16 nm and below).
  • 3+ years of experience in ASIC design implementation and verification in low power, multi-voltage domain.
  • 3+ years of experience in scripting languages such as Python, Perl, Tcl, and/or shell scripting.
Preferred Qualifications
  • Active US Government Security Clearance with at least Secret level.
  • Post-graduate degree in Electrical / Computer Engineering, Computer Science, or a STEM related field.
  • Experience with state-of-the-art process technology (7 nm and below).
  • Hands-on experience in physical design implementation and verification methodology for multi-voltage domain in SoC design.
  • Experience using EDA tools for multi-power domain design (UPF/CPF) implementation and power-intent verification (VCLP, Conformal LP) at block and SOC level.
  • Experience in writing and debugging UPF/CPF for multi-voltage domain designs.
  • Customer-facing experience in technical support roles.
Benefits and Work Arrangement
  • Annual salary range: $122,440.00 – $232,190.00 USD (US locations).
  • Hybrid work model allowing split between on-site and off-site work.
EEO Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

#J-18808-Ljbffr

What Intel employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Intel logo

About Intel

Sourced by ZipRecruiter

Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth

Industry

Manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US

Year founded

1968

View All Intel Jobs

Apply