1

Chip Manufacturing Jobs in Riverside, CA (NOW HIRING)

Digital Thread Architect

Mission Viejo, CA · On-site

$150K - $200K/yr

From start-ups to blue-chip enterprises, Saratech helps companies engineer and manufacture complex products. Saratech is a leading Siemens Digital Industries Software partner and engineering services ...

Digital Thread Architect

Mission Viejo, CA · On-site

$150K - $200K/yr

From start-ups to blue-chip enterprises, Saratech helps companies engineer and manufacture complex products. Saratech is a leading Siemens Digital Industries Software partner and engineering services ...

CNC Machinist

Irvine, CA · On-site

$22 - $30/hr

... and proper chip load. * Knowledge of GD&T, shop math (including trigonometry), and blueprint ... Work with safe manufacturing processes and understand that eyewear is mandatory in the ...

CNC Machinist

Irvine, CA · On-site

$28 - $33/hr

... and proper chip load. * Knowledge of GD&T, shop math (including trigonometry), and blueprint ... Work with safe manufacturing processes and understand that eyewear is mandatory in the ...

Showing results 41-60

Chip Manufacturing information

See Riverside, CA salary details

$31.8K

$101.8K

$160.1K

How much do chip manufacturing jobs pay per year?

As of Aug 22, 2026, the average yearly pay for chip manufacturing in Riverside, CA is $101,777.00, according to ZipRecruiter salary data. Most workers in this role earn between $81,400.00 and $125,700.00 per year, depending on experience, location, and employer.

What is a chip manufacturing job?

A Chip Manufacturing job involves overseeing the production of semiconductor chips used in electronic devices. It includes roles in wafer fabrication, process engineering, quality control, and equipment maintenance. Workers operate specialized machinery in cleanroom environments to ensure precision and efficiency. These jobs require knowledge of semiconductor materials, manufacturing processes, and industry standards. Chip manufacturing professionals play a vital role in advancing technology by improving chip performance and production efficiency.

What are the key skills and qualifications needed to thrive in chip manufacturing?

To thrive in chip manufacturing, you need a solid background in electronics, semiconductor processes, and quality control, often supported by a degree in engineering or a related technical field. Familiarity with cleanroom protocols, wafer fabrication equipment, and industry systems such as SEM (scanning electron microscopy) or lithography tools is critical. Attention to detail, problem-solving abilities, and effective teamwork are highly valued soft skills in this environment. These competencies ensure that chip production meets rigorous quality standards, minimizes defects, and maintains efficiency in a highly technical and collaborative setting.

What are some typical challenges faced in chip manufacturing roles?

Chip manufacturing professionals often face challenges such as maintaining high yields while minimizing defects, adapting to rapidly evolving technology, and adhering to strict cleanroom procedures. The work environment is highly controlled and can involve repetitive tasks, precise measurements, and troubleshooting complex equipment. Collaboration with engineering, quality assurance, and maintenance teams is common, requiring strong communication and coordination skills. Overcoming these challenges not only ensures the production of reliable chips but also provides valuable hands-on experience that can lead to advancement within the semiconductor industry.

How to work in chip manufacturing?

To work in chip manufacturing, candidates typically need a high school diploma or equivalent, with many roles requiring technical training or an associate degree in electronics, materials science, or a related field. Skills in cleanroom procedures, understanding of semiconductor fabrication processes, and familiarity with tools like photolithography equipment are important. Certifications such as IPC standards or specialized training can improve job prospects, and attention to detail and safety are critical in this environment.

What are the most commonly searched types of Chip Manufacturing jobs in Riverside, CA?

The most popular types of Chip Manufacturing jobs in Riverside, CA are:

What are popular job titles related to Chip Manufacturing jobs in Riverside, CA?

For Chip Manufacturing jobs in Riverside, CA, the most frequently searched job titles are:

What job categories do people searching Chip Manufacturing jobs in Riverside, CA look for?

The top searched job categories for Chip Manufacturing jobs in Riverside, CA are:

What cities near Riverside, CA are hiring for Chip Manufacturing jobs?

Cities near Riverside, CA with the most Chip Manufacturing job openings:

Infographic showing various Chip Manufacturing job openings in Riverside, CA as of August 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution, with an average salary of $101,777 per year, or $48.9 per hour.

$150K - $250K/yr

Full-time

Posted 5 days ago


Job description

Celero Communication Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world's most advanced AI and data center infrastructure.

We are seeking an experienced Physical Design Engineer to lead the transformation of complex circuit designs into high-quality, manufacturable silicon. In this role, you will drive all aspects of the physical implementation flow, including floorplanning, power planning, place-and-route (P&R), clock tree synthesis, timing closure, and physical verification. You will collaborate closely with architecture, RTL, circuit design, and verification teams to deliver high-performance chips that meet aggressive targets for performance, power, area (PPA), signal integrity, and manufacturability. As a technical leader, you will help define physical design methodologies, mentor engineers, and ensure successful tape-out of next-generation semiconductor products.

Locations: San Jose, CA (preferred) or Irvine, CA (HQ)

Core Responsibilities
RTL-to-GDSII Execution: Own physical implementation of System-on-Chips (SoCs) or complex digital blocks.
Design Optimization: Manage floor-planning, bump planning, power grid design, and clock tree synthesis (CTS) to optimize chip performance.
Design Convergence: Resolve timing, congestions, EM/IR issues together with Frontend Designers
Signoff & Verification: Run Static Timing Analysis (STA) and physical verification. Fix Design Rule Checking (DRC) and Layout Versus Schematic (LVS) violations.
Methodology Development: Drive automation and improve flow robustness using scripting languages like Tcl, Python, or Perl.
Cross-Functional Leadership: Partner with architects, logic designers, and analog design team for tapeout readiness. 

Key Qualifications
Must have 5+ years of relevant ASIC physical design experience (depending on degree level).
Process Knowledge: Deep tapeout experience in advanced technology nodes (e.g., 7nm, 5nm, 3nm).
Tool Mastery: Advanced proficiency with industry-standard EDA tools from vendors like Cadence (e.g., Innovus, Tempus, Voltus, Pegasus, Calibre).
Technical Concepts: Expertise in physically aware synthesis, power domain analysis, and Electromigration/IR-drop (EM/IR) cleanup.

Annual Base Salary Range: $150,000 to $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)