1

Ate Product Test Development Director Jobs (NOW HIRING)

Sr. ATE Test Engineer

Santa Clara, CA · On-site

$135K - $170K/yr

Design and development of ATE HW * Develop ATE test program of KGD, and package level testing of Ferric's PMIC devices * Support and execute product qualification * Bench-level testing ...

... product development and release cycles. Responsibilities include: * Work with design team to understand design specifications * Generate test plan, create test and char program, design ATE hardware ...

IC Product Engineer

Santa Clara, CA · On-site

$125K - $185K/yr

ATE to bench correlation and establishment of ATE production test limits * Disposition of Wafer ... Development and execution of Python scripts to automate the characterization and data acquisition ...

Direct ATE program development, pattern implementation, debug, and resource optimization on Advantest 93k or Teradyne platforms. * Drive characterization and production test of high-speed SerDes and ...

... product development and release cycles. Responsibilities include * Work with design team to understand design specifications * Generate test plan, create test and char program, design ATE hardware ...

Seeking a full-time Senior Test Engineer who will report to Director of Backend Fab Production. The ... Advanced knowledge of wafer probe test methodologies, ATE systems, parametric testing, and yield ...

Architect and deploy high-volume automated test equipment (ATE) for optical and photonics products ... development programs and engineering organizations * Strong experience with silicon photonics ...

Description: * Sr Analog Wafer Level ATE Test Engineer to support existing IC ATE development and production * Experience with Analog ATE wafer sort testing and STDF data handling is required.

Senior Product Test Engineer

Austin, TX · On-site

$102K - $190K/yr

Design and develop hardware and software for automated test equipment (ATE) to characterize and ... Deliver test solutions that meet aggressive development schedules from prototype evaluation through ...

Design advanced digital, power, and mixed-signal ATE board schematics; lead PCB layout reviews; and ... Support NPI software development and test program release to mass production. * Translate ...

Showing results 41-60

Ate Product Test Development Director information

See salary details

$73K

$163.7K

$244.5K

How much do ate product test development director jobs pay per year?

As of Sep 9, 2026, the average yearly pay for ate product test development director in the United States is $163,684.00, according to ZipRecruiter salary data. Most workers in this role earn between $131,500.00 and $185,500.00 per year, depending on experience, location, and employer.

What is an ATE Product Test Development Director?

ATE Product Test Development Directors are professionals who oversee the design, development, and implementation of Automated Test Equipment (ATE) strategies for testing semiconductor devices or electronic products. They lead teams responsible for ensuring products meet quality, reliability, and performance standards by developing effective testing processes and tools. These directors collaborate with engineering, manufacturing, and quality departments to optimize test coverage and reduce time-to-market. Their role is critical in high-tech industries where precise and efficient testing is essential for product success.

What are the key skills and qualifications needed to thrive as an ATE Product Test Development Director?

To thrive as an ATE Product Test Development Director, you need deep expertise in semiconductor test engineering, leadership experience, and a relevant degree in electrical engineering or a related field. Familiarity with Automated Test Equipment (ATE) platforms, test program development, and industry certifications such as ISTQB or Six Sigma are highly valuable. Strategic thinking, effective communication, and team management skills help drive project success and foster cross-functional collaboration. These skills are essential for delivering high-quality test solutions, optimizing processes, and ensuring the reliability of complex electronic products.

What are some common challenges faced by an ATE Product Test Development Director, and how can they be addressed?

An ATE Product Test Development Director often faces challenges such as managing complex project timelines, integrating new technologies into testing processes, and aligning cross-functional teams with varying priorities. Success in this role requires strong project management skills, proactive stakeholder communication, and the ability to foster collaboration between engineering, manufacturing, and quality assurance teams. Staying updated on industry best practices and investing in team training can help address these challenges and ensure efficient, high-quality test development.

What is the difference between Ate Product Test Development Director vs Ate Product Test Engineer?

AspectAte Product Test Development DirectorAte Product Test Engineer
ResponsibilitiesOversees test development strategies, manages teams, and ensures product quality at a strategic level.Designs and executes test plans, performs testing, and reports on product performance.
Required SkillsLeadership, project management, advanced testing methodologies, industry standards knowledge.Technical testing skills, scripting, troubleshooting, detailed product knowledge.
Work EnvironmentManagement level, strategic planning, cross-team coordination.Hands-on testing, technical execution, detailed analysis.

The Ate Product Test Development Director focuses on strategic leadership and team management in test development, while the Ate Product Test Engineer handles technical testing tasks. Both roles require strong testing knowledge, but differ in scope and responsibilities.

What are popular job titles related to Ate Product Test Development Director jobs?

For Ate Product Test Development Director jobs, the most frequently searched job titles are:

Infographic showing various Ate Product Test Development Director job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 1% As Needed, 82% Full Time, 14% Part Time, and 2% Contract. Highlights an 87% Physical, 2% Hybrid, and 11% Remote job distribution, with an average salary of $163,684 per year, or $78.7 per hour.

Principal ASIC Test Development Engineer

Westford, MA • Hybrid

Hewlett Packard Enterprise Development LP
IT Services • 10K+ employees

Full-time

Re-posted 3 days ago


Hewlett Packard Enterprise rating

8.7

Company rating: 8.7 out of 10

Based on 27 frontline employees who took The Breakroom Quiz

19th of 162 rated electronics manufacturers


Job description

Principal ASIC Test Development EngineerThis role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

Individual contributor role responsible for testability solutions of ASICs, memory, and 2.5D SiPs for Juniper's product development and manufacturing. Includes both structured ATE-level test as well as system-level/mission-mode (functional) environments.

Roles

  • Responsible for developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in-Package) that supports high test coverage requirements of components and systems.

  • This role concentrates on Pre-P0 development and works between HW Eng development teams and Supplier Development Teams

  • Works closely with design teams to enable the DFT features in ASICs, validate on ATE, integrate in diagnostics, and implement in manufacturing tests

  • Development of innovative DFT IP in collaboration with cross-functional teams inside and outside the company

  • Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner sites

  • Engage in test standard working groups, such as IEEE 1149, 1687, P1838, JC-42 Solid State Memories

  • Trusted advisor on ASIC testability to Juniper teams including ASIC frontend, physical design, DFT, system software, diagnostics, hardware and manufacturing test teams. The influence occurs from the beginning (ASIC kick-off) to production release.

  • Key advocate recognizing and solving structural vs functional test coverage gaps, as well as weaving in new fault models for advanced semiconductor technology nodes

  • Demonstrated innovation via patents, published technical papers and conference presentations

  • Ownership of ASIC test requirements for ASIC MRDs, phase exit validation, advanced test mode development, fault coverage attainment, achievement of manufacturability objectives and continuous improvement

  • Voice of test authority with ASIC suppliers -- working closely with their product/test teams, quality, design engineering and technologists to correlate and eradicate ASIC failures in our systems with their wafer test, package test and BLCT-1. Able to independently solve NTF (No-Trouble-Found) supplier issues, via creating unique ATE-level tests to solve such issues, per strong knowledge of a chip's design.

  • Responsible for influencing supplier testing to implement Juniper-favorable manufacturability modes at their production test

Qualifications

  • Demonstrated Principal or Distinguished Engineer expertise

  • A minimum of 15+ years of experience in testability and DFT area for ASICs, memories, and 2.5D SiPs

  • Excellent knowledge of state-of-the-art DFT techniques in MBIST, IOBIST, LBIST, JTAG, scan/ATPG, and 1687

  • Strong working level experiences on ASIC DFT implementation, post-silicon validation, debug, and diagnostic integration

  • Exposure to various semiconductor test challenges and solutions for high-performance ASICs, TSV, HBM (High Bandwidth Memory) DRAM, 2.5D, and 3D ICs

  • Broad experiences with ASIC suppliers, IP/EDA vendors, 2.5D SiP ecosystems partners, and contract manufacturers

  • Excellent communication, collaboration and program management skill set. Able to independently influence others.

Education: BS, MS or PhD Electrical Engineering

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

Job:

Engineering

Job Level:

TCP_05"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 153,500 - 291,500 in Massachusetts // 153,500 - 310,500 in California // 135,000 - 310,500 in Texas
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

No Fees Notice & Recruitment Fraud Disclaimer

It has come to HPE's attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.

Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendorswill never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.


What Hewlett Packard Enterprise employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom