Direct DFT experience with at least 8 years in the custom chip (ASIC) design business * Hands-on ... every stage - from internship to retirement and through life's most important moments. Our ...
Direct DFT experience with at least 8 years in the custom chip (ASIC) design business * Hands-on ... every stage - from internship to retirement and through life's most important moments. Our ...
Direct DFT experience with at least 8 years in the custom chip (ASIC) design business * Hands-on ... every stage - from internship to retirement and through life's most important moments. Our ...
Direct DFT experience with at least 8 years in the custom chip (ASIC) design business * Hands-on ... every stage - from internship to retirement and through life's most important moments. Our ...
As a ASIC Verification Engineer at NVIDIA, you will verify the design and implementation of our ... A history of mentoring junior engineers and interns a huge plus. NVIDIA is widely considered to be ...
As a ASIC Verification Engineer at NVIDIA, you will verify the design and implementation of our ... A history of mentoring junior engineers and interns a huge plus. NVIDIA is widely considered to be ...
Silicon Design Engineer
Austin, TX · On-site
$89K/yr
Perform definition, design, verification, review, and/or documentation for ASIC development ... Experience may be gained through graduate-level coursework, research, or internship experience.
Silicon Design Engineer
Austin, TX · On-site
$89K/yr
Perform definition, design, verification, review, and/or documentation for ASIC development ... Experience may be gained through graduate-level coursework, research, or internship experience.
Sr. Silicon Design Engineer
Austin, TX · On-site
$106K/yr
Perform definition, design, verification, and/or documentation for ASIC development. Determine ... Experience may be gained through graduate-level coursework, research, or internship experience.
Sr. Silicon Design Engineer
Austin, TX · On-site
$106K/yr
Perform definition, design, verification, and/or documentation for ASIC development. Determine ... Experience may be gained through graduate-level coursework, research, or internship experience.
Perform definition, design, verification, review, and/or documentation for ASIC development ... Experience may be gained through graduate-level coursework, research, or internship experience.
Perform definition, design, verification, review, and/or documentation for ASIC development ... Experience may be gained through graduate-level coursework, research, or internship experience.
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC implementation. Compensation for all interns at Tenstorrent ranges from $50/hr - $70/hr ...
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC implementation. Compensation for all interns at Tenstorrent ranges from $50/hr - $70/hr ...
Our hardware team designs both FPGA and ASIC solutions that sit at the heart of our market-making ... You'll work across the full design lifecycle - from architecture and RTL implementation through ...
Our hardware team designs both FPGA and ASIC solutions that sit at the heart of our market-making ... You'll work across the full design lifecycle - from architecture and RTL implementation through ...
Our hardware team designs both FPGA and ASIC solutions that sit at the heart of our market-making ... You'll work across the full design lifecycle - from architecture and RTL implementation through ...
Our hardware team designs both FPGA and ASIC solutions that sit at the heart of our market-making ... You'll work across the full design lifecycle - from architecture and RTL implementation through ...
Perform definition, design, verification, and/or documentation for ASIC development. Determine ... Experience may be gained through graduate-level coursework, research, or internship experience.
Perform definition, design, verification, and/or documentation for ASIC development. Determine ... Experience may be gained through graduate-level coursework, research, or internship experience.
Silicon Design Engineer
Austin, TX · On-site
$89K/yr
Perform definition, design, verification, and/or documentation for ASIC development. Determine ... Experience may be gained through graduate-level coursework, research, or internship experience.
Silicon Design Engineer
Austin, TX · On-site
$89K/yr
Perform definition, design, verification, and/or documentation for ASIC development. Determine ... Experience may be gained through graduate-level coursework, research, or internship experience.
SoC Design Engineer
Austin, TX · On-site
$122K - $232K/yr
... experience, internship experience and / or schoolwork/classes/research. The preferred ... Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom ...
SoC Design Engineer
Austin, TX · On-site
$122K - $232K/yr
... experience, internship experience and / or schoolwork/classes/research. The preferred ... Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom ...
Perform definition, design, verification, and/or documentation for ASIC development. Determine ... Experience may be gained through graduate-level coursework, research, or internship experience.
Perform definition, design, verification, and/or documentation for ASIC development. Determine ... Experience may be gained through graduate-level coursework, research, or internship experience.
2027 Masters Hardware Engineering intern/co-op
Austin, TX · On-site
$99K/yr
Summer Internship: * Semester Students: May 24, 2027 - August 13, 2027 * Quarter Students: June 21 ... ASIC design and verification. * ML and AI. * System/Board design, circuit board layout, signal ...
New
2027 Masters Hardware Engineering intern/co-op
Austin, TX · On-site
$99K/yr
Summer Internship: * Semester Students: May 24, 2027 - August 13, 2027 * Quarter Students: June 21 ... ASIC design and verification. * ML and AI. * System/Board design, circuit board layout, signal ...
New
2027 Undergrad Hardware Engineering intern/co-op
Austin, TX · On-site
$60K/yr
Summer Internship: * Semester Students: May 24, 2027 - August 13, 2027 * Quarter Students: June 21 ... ASIC design and verification. * ML and AI. * System/Board design, circuit board layout, signal ...
New
2027 Undergrad Hardware Engineering intern/co-op
Austin, TX · On-site
$60K/yr
Summer Internship: * Semester Students: May 24, 2027 - August 13, 2027 * Quarter Students: June 21 ... ASIC design and verification. * ML and AI. * System/Board design, circuit board layout, signal ...
New
New College Grad - Design Engineer, HBM DFT
Richardson, TX · On-site
$90K - $124K/yr
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent * 0-3 years of experience or relevant internship/research experience in ASIC/SoC design, DFT, or ...
New College Grad - Design Engineer, HBM DFT
Richardson, TX · On-site
$90K - $124K/yr
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent * 0-3 years of experience or relevant internship/research experience in ASIC/SoC design, DFT, or ...
New College Grad - Design Engineer, HBM DFT
Richardson, TX · On-site
$90K - $124K/yr
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent * 0-3 years of experience or relevant internship/research experience in ASIC/SoC design, DFT, or ...
New College Grad - Design Engineer, HBM DFT
Richardson, TX · On-site
$90K - $124K/yr
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent * 0-3 years of experience or relevant internship/research experience in ASIC/SoC design, DFT, or ...
Broad-based exposure to ASIC design flows required for releasing a chip to fabrication including ... every stage - from internship to retirement and through life's most important moments. Our ...
Broad-based exposure to ASIC design flows required for releasing a chip to fabrication including ... every stage - from internship to retirement and through life's most important moments. Our ...
Broad-based exposure to ASIC design flows required for releasing a chip to fabrication including ... every stage - from internship to retirement and through life's most important moments. Our ...
Broad-based exposure to ASIC design flows required for releasing a chip to fabrication including ... every stage - from internship to retirement and through life's most important moments. Our ...
2027 Undergrad Hardware Engineering intern/co-op
Austin, TX · Hybrid
$16.50 - $21.50/hr
Summer Internship: * Semester Students: May 24, 2027 - August 13, 2027 * Quarter Students: June 21 ... ASIC design and verification. * ML and AI. * System/Board design, circuit board layout, signal ...
New
2027 Undergrad Hardware Engineering intern/co-op
Austin, TX · Hybrid
$16.50 - $21.50/hr
Summer Internship: * Semester Students: May 24, 2027 - August 13, 2027 * Quarter Students: June 21 ... ASIC design and verification. * ML and AI. * System/Board design, circuit board layout, signal ...
New
Asic Design Internship information
What is an ASIC design internship?
What types of projects and responsibilities can I expect during an ASIC design internship?
What are the key skills and qualifications needed to thrive as an ASIC design intern, and why are they important?
What is the difference between Asic Design Internship vs Asic Design Engineer?
| Aspect | Asic Design Internship | Asic Design Engineer |
|---|---|---|
| Qualifications | Typically pursuing or recent graduate in Electrical Engineering or Computer Engineering | Bachelor's or Master's in Electrical Engineering, Computer Engineering, or related field |
| Work Environment | Internship programs in semiconductor companies or design firms, often part-time or temporary | Full-time professional role in ASIC design teams within tech or semiconductor companies |
| Responsibilities | Assisting in design, simulation, and verification tasks under supervision | Leading ASIC design projects, implementing and testing complex circuits |
| Experience Level | Entry-level, learning-focused | Mid-level to senior, with industry experience |
The main difference between an Asic Design Internship and an Asic Design Engineer is the experience level and responsibilities. Internships are designed for students or recent graduates gaining foundational knowledge, while engineers are full-time professionals managing complex ASIC projects.
Is ASIC design in demand?
What are the most commonly searched types of Asic Design jobs in Texas?
The most popular types of Asic Design jobs in Texas are:
What cities in Texas are hiring for Asic Design Internship jobs?
Cities in Texas with the most Asic Design Internship job openings:

Full-time
Life, Retirement
Re-posted 12 days ago
Job description
About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
As a Digital IC Design Principal Engineer with Marvell, you'll be a member of the Custom Silicon Engineering team. This team is a leader in large multi-die designs that drive high compute performance and acceleration in many markets, including custom AI, 5G and 6G. The role will be challenging and will require an experienced DFT engineer that can work with existing DFT solutions while also creating new solutions to address industry first issues.What You Can Expect
The position will be responsible for implementing DFT/Test on complex IP and SOC for multiple custom/compute ASIC/SoC designs. The work will involve running Tessent tools for insertion of all DFT structures. The role will involve chiplet DFT solutions, will include Tessent SSN, and will require strong verification and debug skills.
- The engineer will need to show proficiency in ICL/PDL, PTAP/STAP, 1687. It is a requirement that the engineer is knowledgeable in instrument-level access inside a chip.
- The engineer will work with other leads to help with Design-for-Test architecture definition and implementation of additional DFT/DFX features
- The engineer will also be involved in STA constraint definition, pattern generation & post-silicon bring-up and debug.
- In this position, the responsibility will grow to include mentoring, guiding and driving a small team of DFT engineers.
- The engineer will work with other leads to help enhance DFT methodologies and tools.
What We're Looking For
- Bachelor's, Master's degree or PhD in Computer Science, Electrical Engineering or related fields with minimum of 10 years of work experience.
- Direct DFT experience with at least 8 years in the custom chip (ASIC) design business
- Hands-on working experience in various stages of DFT-Execution: SCAN/MBIST/Validation/STA/IP-DFX/Post-Silicon Bring-up/Debug
- Thorough knowledge on various DFT/Test architecture solutions for 2.5D/3D IC design.
- Strong fundamentals in digital circuit design and logic design
- Understanding of DFT flows and methodologies and experience with Siemens/Synopsys Tool set (Tessent, Spyglass/Tmax, Genus, Modus, NCSim/DC), with Tessent the EDA tool flow in use.
- Proven track record of problem solving and innovation to meet challenging design requirements.
- Excellent team player and can work with different function leaders, across different geographies to define and execute the DFT project to completion.
- Excellent communications skills both verbal and written.
- Scripting skills using Python, PERL, Tcl and C-Shell is plus.
Expected Base Pay Range (USD)
160,400 - 237,320, $ per annumThe successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-AO1About Marvell
Sourced by ZipRecruiter
Industry
Manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1995