The engineer will need to show proficiency in ICL/PDL, PTAP/STAP, 1687. It is a requirement that ... Direct DFT experience with at least 8 years in the custom chip (ASIC) design business * Hands-on ...
The engineer will need to show proficiency in ICL/PDL, PTAP/STAP, 1687. It is a requirement that ... Direct DFT experience with at least 8 years in the custom chip (ASIC) design business * Hands-on ...
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, NC · On-site
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer About the Role ... Expertise indigital signal processing,RTL design, anddigital architecture. * Strong knowledge of:
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, NC · On-site
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer About the Role ... Expertise indigital signal processing,RTL design, anddigital architecture. * Strong knowledge of:
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, NC · On-site
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer About the Role ... Hardware/Software Co-Design and Digital Modelling Preferred Qualifications * Experience with system ...
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, NC · On-site
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer About the Role ... Hardware/Software Co-Design and Digital Modelling Preferred Qualifications * Experience with system ...
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, NC · On-site
$195K/yr
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer About the Role ... Expertise indigital signal processing,RTL design, anddigital architecture. * Strong knowledge of:
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, NC · On-site
$195K/yr
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer About the Role ... Expertise indigital signal processing,RTL design, anddigital architecture. * Strong knowledge of:
What You Can Expect As a member of a dynamic ASIC development team, the candidate will be ... Master's degree in Computer Science, Electrical Engineering or related fields with 18+ years ...
New
What You Can Expect As a member of a dynamic ASIC development team, the candidate will be ... Master's degree in Computer Science, Electrical Engineering or related fields with 18+ years ...
New
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, NC · On-site
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer About the Role ... Hardware/Software Co-Design and Digital Modelling Preferred Qualifications * Experience with system ...
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, NC · On-site
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer About the Role ... Hardware/Software Co-Design and Digital Modelling Preferred Qualifications * Experience with system ...
The engineer will need to show proficiency in ICL/PDL, PTAP/STAP, 1687. It is a requirement that ... Direct DFT experience with at least 8 years in the custom chip (ASIC) design business * Hands-on ...
The engineer will need to show proficiency in ICL/PDL, PTAP/STAP, 1687. It is a requirement that ... Direct DFT experience with at least 8 years in the custom chip (ASIC) design business * Hands-on ...
What You Can Expect As a member of a dynamic ASIC development team, the candidate will be ... Master's degree in Computer Science, Electrical Engineering or related fields with 18+ years ...
New
What You Can Expect As a member of a dynamic ASIC development team, the candidate will be ... Master's degree in Computer Science, Electrical Engineering or related fields with 18+ years ...
New
Senior ASIC Timing Engineer
Durham, NC · On-site
NVIDIA is looking for best-in-class Senior ASIC Timing Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high speed communication devices ...
Senior ASIC Timing Engineer
Durham, NC · On-site
NVIDIA is looking for best-in-class Senior ASIC Timing Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high speed communication devices ...
ASIC Verification Engineer
Durham, NC · Hybrid
ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation that you ... Determines architecture and logic design, design verification through software developed for ...
ASIC Verification Engineer
Durham, NC · Hybrid
ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation that you ... Determines architecture and logic design, design verification through software developed for ...
ASIC Verification Engineer
Durham, NC · Hybrid
ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation that you ... Determines architecture and logic design, design verification through software developed for ...
ASIC Verification Engineer
Durham, NC · Hybrid
ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation that you ... Determines architecture and logic design, design verification through software developed for ...
ASIC Verification Engineer
Durham, NC · Hybrid
ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation that you ... Determines architecture and logic design, design verification through software developed for ...
ASIC Verification Engineer
Durham, NC · Hybrid
ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation that you ... Determines architecture and logic design, design verification through software developed for ...
ASIC Verification Engineer
Durham, NC · On-site
ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation that you ... Determines architecture and logic design, design verification through software developed for ...
ASIC Verification Engineer
Durham, NC · On-site
ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation that you ... Determines architecture and logic design, design verification through software developed for ...
Principal ASIC verification engineer This role has been designed as 'Hybrid' with an expectation ... Determines architecture and logic design, design verification through software developed for ...
Principal ASIC verification engineer This role has been designed as 'Hybrid' with an expectation ... Determines architecture and logic design, design verification through software developed for ...
Senior Design Verification Engineer - GPU Memory Subsystem
Durham, NC · On-site
$100K - $135K/yr
We're looking for a talented, motivated Senior Design Verification Engineer to join our GPU memory ... GPU ASIC memory subsystem IP. * Perform functional and performance verification using advanced ...
Senior Design Verification Engineer - GPU Memory Subsystem
Durham, NC · On-site
$100K - $135K/yr
We're looking for a talented, motivated Senior Design Verification Engineer to join our GPU memory ... GPU ASIC memory subsystem IP. * Perform functional and performance verification using advanced ...
Senior Design Verification Engineer - GPU Memory Subsystem
Durham, NC · On-site
$100K - $135K/yr
We're looking for a talented, motivated Senior Design Verification Engineer to join our GPU memory ... GPU ASIC memory subsystem IP. * Perform functional and performance verification using advanced ...
Senior Design Verification Engineer - GPU Memory Subsystem
Durham, NC · On-site
$100K - $135K/yr
We're looking for a talented, motivated Senior Design Verification Engineer to join our GPU memory ... GPU ASIC memory subsystem IP. * Perform functional and performance verification using advanced ...
What You Can Expect As a member of a dynamic ASIC development team, the candidate will be ... PhD in Computer Science, Electrical Engineering or related fields with 12+ years of experience.
New
What You Can Expect As a member of a dynamic ASIC development team, the candidate will be ... PhD in Computer Science, Electrical Engineering or related fields with 12+ years of experience.
New
What You Can Expect As a member of a dynamic ASIC development team, the candidate will be ... PhD in Computer Science, Electrical Engineering or related fields with 12+ years of experience.
New
What You Can Expect As a member of a dynamic ASIC development team, the candidate will be ... PhD in Computer Science, Electrical Engineering or related fields with 12+ years of experience.
New
We are looking for individuals with a deep understanding and passion for ASIC verification to craft ... Collaborate closely with design and other verification engineers to develop and implement ...
New
We are looking for individuals with a deep understanding and passion for ASIC verification to craft ... Collaborate closely with design and other verification engineers to develop and implement ...
New
Senior Staff Engineer, Physical Design
$127K - $131K/yr
Your Team, Your Impact Built on decades of expertise and execution, Marvell's custom Processor/ASIC ... design process. This position also provides an exciting platform to engage with diverse engineering ...
Senior Staff Engineer, Physical Design
$127K - $131K/yr
Your Team, Your Impact Built on decades of expertise and execution, Marvell's custom Processor/ASIC ... design process. This position also provides an exciting platform to engage with diverse engineering ...
Asic Design Engineer information
See Raleigh, NC salary details
$91.4K - $100.9K
16% of jobs
$100.9K - $110.5K
3% of jobs
$110.5K - $120K
4% of jobs
$122.8K is the 25th percentile. Wages below this are outliers.
$120K - $129.5K
6% of jobs
The median wage is $135.5K / yr.
$129.5K - $139.1K
33% of jobs
$139.1K - $148.6K
3% of jobs
$148.6K - $158.2K
2% of jobs
$164.5K is the 75th percentile. Wages above this are outliers.
$158.2K - $167.7K
12% of jobs
$167.7K - $177.3K
5% of jobs
$177.3K - $186.8K
4% of jobs
$186.8K - $196.3K
12% of jobs
$91.4K
$146K
$196.3K
How much do asic design engineer jobs pay per year?
What is the difference between Asic Design Engineer vs FPGA Design Engineer?
| Aspect | Asic Design Engineer | FPGA Design Engineer |
|---|---|---|
| Credentials | Bachelor's/Master's in Electrical Engineering or Computer Engineering | Bachelor's/Master's in Electrical Engineering or Computer Engineering |
| Work Environment | Designing custom chips for manufacturing | Developing programmable logic designs for prototyping and deployment |
| Industry Usage | Semiconductor companies, consumer electronics, automotive | Prototyping, testing, and specialized hardware applications |
Both roles require similar educational backgrounds and often overlap in skills like HDL programming. However, Asic Design Engineers focus on creating chips for mass production, while FPGA Design Engineers work on flexible, reprogrammable hardware for testing and specific applications.
What are some common challenges faced by ASIC Design Engineers during the design and verification phases?
Are ASIC design engineers in demand?
How much do ASIC engineers get paid?
What are the key skills and qualifications needed to thrive as an ASIC Design Engineer, and why are they important?
What are ASIC Design Engineers?
What engineers make $500,000?
What Does an ASIC Design Engineer Do?
An application specific integrated circuit (ASIC) is an electronic circuit created for a specific purpose, rather than for general use. ASIC design engineers create product design specification (PDS) statements for ASIC, optimize logic design, and create architectural design models. ASIC design engineers often work on a team to deliver ASIC design solutions for standard and complex computing. Knowledge of computer-aided design (CAD) tools, logic simulation, Verilog, and other hardware description languages (HDLs) is integral to career success.
What is the salary of ASIC design engineer?

Full-time
Life, Retirement
Posted 18 days ago
Job description
About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
As a Digital IC Design Principal Engineer with Marvell, you'll be a member of the Custom Silicon Engineering team. This team is a leader in large multi-die designs that drive high compute performance and acceleration in many markets, including custom AI, 5G and 6G. The role will be challenging and will require an experienced DFT engineer that can work with existing DFT solutions while also creating new solutions to address industry first issues.What You Can Expect
The position will be responsible for implementing DFT/Test on complex IP and SOC for multiple custom/compute ASIC/SoC designs. The work will involve running Tessent tools for insertion of all DFT structures. The role will involve chiplet DFT solutions, will include Tessent SSN, and will require strong verification and debug skills.
- The engineer will need to show proficiency in ICL/PDL, PTAP/STAP, 1687. It is a requirement that the engineer is knowledgeable in instrument-level access inside a chip.
- The engineer will work with other leads to help with Design-for-Test architecture definition and implementation of additional DFT/DFX features
- The engineer will also be involved in STA constraint definition, pattern generation & post-silicon bring-up and debug.
- In this position, the responsibility will grow to include mentoring, guiding and driving a small team of DFT engineers.
- The engineer will work with other leads to help enhance DFT methodologies and tools.
What We're Looking For
- Bachelor's, Master's degree or PhD in Computer Science, Electrical Engineering or related fields with minimum of 10 years of work experience.
- Direct DFT experience with at least 8 years in the custom chip (ASIC) design business
- Hands-on working experience in various stages of DFT-Execution: SCAN/MBIST/Validation/STA/IP-DFX/Post-Silicon Bring-up/Debug
- Thorough knowledge on various DFT/Test architecture solutions for 2.5D/3D IC design.
- Strong fundamentals in digital circuit design and logic design
- Understanding of DFT flows and methodologies and experience with Siemens/Synopsys Tool set (Tessent, Spyglass/Tmax, Genus, Modus, NCSim/DC), with Tessent the EDA tool flow in use.
- Proven track record of problem solving and innovation to meet challenging design requirements.
- Excellent team player and can work with different function leaders, across different geographies to define and execute the DFT project to completion.
- Excellent communications skills both verbal and written.
- Scripting skills using Python, PERL, Tcl and C-Shell is plus.
Expected Base Pay Range (USD)
160,400 - 237,320, $ per annumThe successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-AO1About Marvell
Sourced by ZipRecruiter
Industry
Manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1995