The team works closely with internal engineering groups, external partners, and customers to ... Contribute to backend synthesis and physical design flows, evaluating the impacts of placement ...
The team works closely with internal engineering groups, external partners, and customers to ... Contribute to backend synthesis and physical design flows, evaluating the impacts of placement ...
Physical Design Engineer - 2202599
Cupertino, CA · On-site
$167K - $172K/yr
Running Physical Design flows to close blocks, support ASIC infrastructure, automate Physical ... Experience with back-end design and timing closure on 3nm-7nm * Experience with UPF-based low power ...
Quick apply
Physical Design Engineer - 2202599
Cupertino, CA · On-site
$167K - $172K/yr
Running Physical Design flows to close blocks, support ASIC infrastructure, automate Physical ... Experience with back-end design and timing closure on 3nm-7nm * Experience with UPF-based low power ...
Design Engineer V
Sunnyvale, CA · On-site
... ASIC Power engineer, or CAD Engineer/Physical Design engineer Experience with power estimation tools and synthesis, some physical design Knowledge of power trade-offs in design and back end ...
Design Engineer V
Sunnyvale, CA · On-site
... ASIC Power engineer, or CAD Engineer/Physical Design engineer Experience with power estimation tools and synthesis, some physical design Knowledge of power trade-offs in design and back end ...
Design Engineer V
Sunnyvale, CA · Hybrid
... ASIC Power engineer, or CAD Engineer/Physical Design engineer Experience with power estimation tools and synthesis, some physical design Knowledge of power trade-offs in design and back end ...
Design Engineer V
Sunnyvale, CA · Hybrid
... ASIC Power engineer, or CAD Engineer/Physical Design engineer Experience with power estimation tools and synthesis, some physical design Knowledge of power trade-offs in design and back end ...
Senior ASIC Physical Design Engineer - San Jose, CA (100% Onsite) - FTE Permanent role - AS
San Jose, CA · On-site
Senior ASIC Physical Design Engineer - San Jose, CA (100% Onsite) - FTE Permanent role - AS San Jose, CA Title: Senior ASIC Physical Design Engineer Location: San Jose, CA (100% Onsite) Location for ...
Senior ASIC Physical Design Engineer - San Jose, CA (100% Onsite) - FTE Permanent role - AS
San Jose, CA · On-site
Senior ASIC Physical Design Engineer - San Jose, CA (100% Onsite) - FTE Permanent role - AS San Jose, CA Title: Senior ASIC Physical Design Engineer Location: San Jose, CA (100% Onsite) Location for ...
SoC Design Engineer
Santa Clara, CA · On-site
Develop, integrate, and validate IPs through the complete ASIC design flow: RTL coding in Verilog ... Collaborate closely with the back-end physical design team on floor planning, timing closure, power ...
Quick apply
SoC Design Engineer
Santa Clara, CA · On-site
Develop, integrate, and validate IPs through the complete ASIC design flow: RTL coding in Verilog ... Collaborate closely with the back-end physical design team on floor planning, timing closure, power ...
ASIC Physical Design Engineer (TSMC / FinFET)
Lafayette, IN · On-site
$130K - $134K/yr
This role focuses on TSMC advanced node tape-outs (FinFET), customer engagement, and backend sign-off flows . Detailed is given below. Title: ASIC Physical Design Engineer (TSMC / FinFET) Location:
ASIC Physical Design Engineer (TSMC / FinFET)
Lafayette, IN · On-site
$130K - $134K/yr
This role focuses on TSMC advanced node tape-outs (FinFET), customer engagement, and backend sign-off flows . Detailed is given below. Title: ASIC Physical Design Engineer (TSMC / FinFET) Location:
SoC Design Engineer
Santa Clara, CA · On-site
$156K - $160K/yr
Develop, integrate, and validate IPs through the complete ASIC design flow: RTL coding in Verilog ... Collaborate closely with the back-end physical design team on floor planning, timing closure, power ...
SoC Design Engineer
Santa Clara, CA · On-site
$156K - $160K/yr
Develop, integrate, and validate IPs through the complete ASIC design flow: RTL coding in Verilog ... Collaborate closely with the back-end physical design team on floor planning, timing closure, power ...
SoC Design Engineer
$156K - $160K/yr
Develop, integrate, and validate IPs through the complete ASIC design flow: RTL coding in Verilog ... Collaborate closely with the back-end physical design team on floor planning, timing closure, power ...
SoC Design Engineer
$156K - $160K/yr
Develop, integrate, and validate IPs through the complete ASIC design flow: RTL coding in Verilog ... Collaborate closely with the back-end physical design team on floor planning, timing closure, power ...
SoC Design Engineer
Santa Clara, CA · On-site
$156K - $160K/yr
Develop, integrate, and validate IPs through the complete ASIC design flow: RTL coding in Verilog ... Collaborate closely with the back-end physical design team on floor planning, timing closure, power ...
SoC Design Engineer
Santa Clara, CA · On-site
$156K - $160K/yr
Develop, integrate, and validate IPs through the complete ASIC design flow: RTL coding in Verilog ... Collaborate closely with the back-end physical design team on floor planning, timing closure, power ...
Physical Design Engineer
Cupertino, CA · On-site
$2.0K/mo
Running Physical Design flows to close blocks, support ASIC infrastructure, automate Physical ... Experience with back-end design and timing closure on 3nm-7nm * Experience with UPF-based low power ...
Physical Design Engineer
Cupertino, CA · On-site
$2.0K/mo
Running Physical Design flows to close blocks, support ASIC infrastructure, automate Physical ... Experience with back-end design and timing closure on 3nm-7nm * Experience with UPF-based low power ...
Physical Design Engineer
Cupertino, CA · On-site
$2.0K/mo
Running Physical Design flows to close blocks, support ASIC infrastructure, automate Physical ... Experience with back-end design and timing closure on 3nm-7nm * Experience with UPF-based low power ...
Physical Design Engineer
Cupertino, CA · On-site
$2.0K/mo
Running Physical Design flows to close blocks, support ASIC infrastructure, automate Physical ... Experience with back-end design and timing closure on 3nm-7nm * Experience with UPF-based low power ...
Physical Design Engineer
San Jose, CA · On-site
$70 - $80/hr
Physical Design Engineer Location: San Jose, CA Hybrid Duration: 12 Months VISA: H-1, GC, USC is ... Key Responsibilities Execute RTL synthesis for complex ASIC and SoC designs using Cadence Genus.
Quick apply
Physical Design Engineer
San Jose, CA · On-site
$70 - $80/hr
Physical Design Engineer Location: San Jose, CA Hybrid Duration: 12 Months VISA: H-1, GC, USC is ... Key Responsibilities Execute RTL synthesis for complex ASIC and SoC designs using Cadence Genus.
Senior ASIC Physical Design Engineer
Seattle, WA · On-site
$170K - $250K/yr
The Role We are seeking a Senior ASIC Physical Design Engineer to help implement advanced SoCs that power next-generation satellite and space systems. In this role, you will contribute to the full ...
Senior ASIC Physical Design Engineer
Seattle, WA · On-site
$170K - $250K/yr
The Role We are seeking a Senior ASIC Physical Design Engineer to help implement advanced SoCs that power next-generation satellite and space systems. In this role, you will contribute to the full ...
Senior Engineer, Physical Design Engineering (ASIC)
Somerset, NJ · On-site
$143K - $147K/yr
About the Role As a Senior Physical Design Engineer, you will play a key role in the implementation ... Strong problem-solving and debug skills across backend implementation challenges * Clear ...
Senior Engineer, Physical Design Engineering (ASIC)
Somerset, NJ · On-site
$143K - $147K/yr
About the Role As a Senior Physical Design Engineer, you will play a key role in the implementation ... Strong problem-solving and debug skills across backend implementation challenges * Clear ...
About the Role As a Senior Physical Design Engineer, you will play a key role in the implementation ... Strong problem-solving and debug skills across backend implementation challenges * Clear ...
About the Role As a Senior Physical Design Engineer, you will play a key role in the implementation ... Strong problem-solving and debug skills across backend implementation challenges * Clear ...
Senior ASIC Physical Design Engineer
OR · On-site +1
$170K - $250K/yr
The Role We are seeking a Senior ASIC Physical Design Engineer to help implement advanced SoCs that power next-generation satellite and space systems. In this role, you will contribute to the full ...
Senior ASIC Physical Design Engineer
OR · On-site +1
$170K - $250K/yr
The Role We are seeking a Senior ASIC Physical Design Engineer to help implement advanced SoCs that power next-generation satellite and space systems. In this role, you will contribute to the full ...
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Palo Alto, CA · On-site
$175K - $280K/yr
SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband ...
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Palo Alto, CA · On-site
$175K - $280K/yr
SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband ...
Principal ASIC Design Engineer
Santa Clara, CA · On-site
$250K - $265K/yr
Principal ASIC Design Engineer (BH-400122) Location Santa Clara, United States Sector Engineering ... Work with Physical Design and DFT teams on synthesis, timing closure, area optimization, clocking ...
New
Principal ASIC Design Engineer
Santa Clara, CA · On-site
$250K - $265K/yr
Principal ASIC Design Engineer (BH-400122) Location Santa Clara, United States Sector Engineering ... Work with Physical Design and DFT teams on synthesis, timing closure, area optimization, clocking ...
New
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Irvine, CA · On-site
$165K - $260K/yr
SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband ...
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Irvine, CA · On-site
$165K - $260K/yr
SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband ...
Asic Backend Physical Design Engineer information
See salary details
$60.5K - $73.1K
4% of jobs
$73.1K - $85.7K
2% of jobs
$85.7K - $98.3K
2% of jobs
$98.3K - $110.9K
7% of jobs
$110.9K - $123.5K
9% of jobs
$124.7K is the 25th percentile. Wages below this are outliers.
$123.5K - $136K
11% of jobs
$136K - $148.6K
14% of jobs
The median wage is $149.5K / yr.
$148.6K - $161.2K
15% of jobs
$169.1K is the 75th percentile. Wages above this are outliers.
$161.2K - $173.8K
17% of jobs
$173.8K - $186.4K
13% of jobs
$186.4K - $199K
5% of jobs
$60.5K
$147.7K
$199K
How much do asic backend physical design engineer jobs pay per year?
What are popular job titles related to Asic Backend Physical Design Engineer jobs?
For Asic Backend Physical Design Engineer jobs, the most frequently searched job titles are:

Principal Compute Pathfinding ASIC Design
Boise, ID • On-site
Other
Medical, Dental, Vision, PTO
Re-posted 19 days ago
Micron Technology rating
8.6
Based on 43 frontline employees who took The Breakroom Quiz
Job description
Req ID: JR94945 Principal Compute Pathfinding ASIC Design
Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The Compute Strategy & Pathfinding group focuses on compute architectures and algorithms that define future memory and compute capabilities 3–5 years ahead of product integration. The team works closely with internal engineering groups, external partners, and customers to architect, evaluate, simulate, and design advanced ASIC solutions that shape Micron’s long‑term technology roadmap.
Responsibilities- Define and evolve ASIC and system architectures, including logic partitioning, module interfaces, and design tradeoffs across performance, power, area, and scalability.
- Write detailed block‑level and architectural specifications to guide RTL design, verification, and system simulation activities.
- Oversee logic design and synthesis activities, ensuring alignment with architectural intent and project requirements.
- Contribute to backend synthesis and physical design flows, evaluating the impacts of placement, routing, timing, and power on architectural decisions.
- Perform system‑level modeling, validate proof‑of‑concept designs, and analyze new architectural capabilities to assess feasibility and value.
- Drive evaluation of complete ASIC flows from high‑level design through synthesis, place‑and‑route, timing closure, and power optimization.
- Collaborate with multi‑functional teams—including build, verification, CAD, modeling, product engineering, and external vendors to ensure successful implementation readiness.
- Support the transition of new architectures into product development, contributing to long‑term roadmap planning and technology pathfinding.
- Master’s degree in Electrical or Computer Engineering, or a Bachelor’s degree (or equivalent experience) with 12+ years of relevant ASIC architecture and build experience.
- Extensive experience with Verilog/SystemVerilog for architecture exploration, logic design, and RTL definition.
- Strong background in computer architecture, data processing, and system‑level design concepts.
- Experience across ASIC design flows, including logic design, synthesis, and interaction with physical design teams.
- Strong analytical, problem‑solving, and communication skills, with the ability to work both independently and collaboratively.
- Experience with advanced ASIC design tools and methodologies, including synthesis, static timing analysis, and power optimization.
- Solid understanding of backend physical design flows and their impact on architectural decisions.
- Familiarity with high‑level synthesis (HLS), system modeling, or architectural exploration frameworks.
Relocation Level: TBD
BenefitsMicron offers a range of benefits including medical, dental, and vision plans available in all locations. Benefit programs assist with income protection during illness or injury, paid family leave, and paid time‑off. Detailed information is available in the Micron Benefits Guide.
Equal Opportunity EmploymentMicron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work, please consult applicable laws.
What Micron Technology employees say
Pay
Benefits
Hours and flexibility
Workplace
Get the full story on Breakroom
About Micron Technology
Sourced by ZipRecruiter
Industry
Semiconductor and electronic component manufacturing
Company size
10,000+ Employees
Headquarters location
Boise, ID, US
Year founded
2019