ZipRecruiter

Log In

1

Analog Layout Jobs in California (NOW HIRING)

Nokia

Staff Custom Analog Layout Engineer

San Jose, CA · On-site

  • Medical

  • Dental

  • Life

  • Retirement

  • PTO

Decent understanding in analog layout requirements, such as matching and shielding; * Has extensive experience in the layout of low-power, high-resolution circuits, such as SD-ADC, SAR-ADC, bandgap ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA · On-site

$110K - $140K/yr

Description We are looking for qualified Analog design engineers who have a good understanding of ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA · On-site

We are looking for qualified Analog design engineers who have a good understanding of analog ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OmniVision Technologies

Analog Design Engineer

Irvine, CA

$110K - $150K/yr

We are looking forImage Sensor Analog Design Engineer for design and development of next generation ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

Elevate Semiconductor

Staff Analog IC Layout Engineer

San Diego, CA · On-site

$120K - $180K/yr

  • Medical

  • Dental

  • Vision

  • Retirement

  • PTO

The Position We are seeking a highly skilled Staff Analog Layout Engineer to join our team in developing state-of-the-art integrated circuits (ICs). In this role, you will handle the physical layout ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA · On-site

$110K - $140K/yr

We are looking for qualified Analog design engineers who have a good understanding of analog ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OMNIVISION

Sr. Analog Design Engineer

Santa Clara, CA · On-site

$130K - $150K/yr

Description We are looking for qualified Analog circuit design engineers who have a good ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OMNIVISION

Sr. Analog Design Engineer

Santa Clara, CA · On-site

$130K - $150K/yr

We are looking for qualified Analog circuit design engineers who have a good understanding of ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OMNIVISION

Analog Design Engineer

Irvine, CA

$110K - $150K/yr

We are looking for Image Sensor Analog Design Engineer for design and development of next ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

Elevate Semiconductor

Staff Analog IC Layout Engineer

San Diego, CA · On-site

$120K - $180K/yr

  • Medical

  • Dental

  • Vision

  • Retirement

  • PTO

The Position We are seeking a highly skilled Staff Analog Layout Engineer to join our team in developing state-of-the-art integrated circuits (ICs). In this role, you will handle the physical layout ...

previous page

Showing results 41-60

All JobsAnalog Layout JobsAnalog Layout Jobs in California

Analog Layout information

See California salary details

$10

$21

$66

How much do analog layout jobs pay per hour?

As of Aug 16, 2026, the average hourly pay for analog layout in California is $21.54, according to ZipRecruiter salary data. Most workers in this role earn between $15.43 and $21.83 per hour, depending on experience, location, and employer.

What is an analog layout?

An Analog Layout job involves designing the physical layout of analog and mixed-signal integrated circuits (ICs). Engineers in this role translate circuit schematics into silicon by placing and routing components while considering performance, manufacturability, and reliability. They ensure proper matching, signal integrity, and minimize issues like parasitics and noise. Tools like Cadence Virtuoso or Synopsys Custom Compiler are commonly used in this process.

What does an analog layout engineer do?

An Analog Layout engineer typically spends their day creating and optimizing the physical layout of analog and mixed-signal integrated circuits using specialized EDA tools. Responsibilities often include ensuring layouts meet electrical performance, area, and manufacturability requirements by closely collaborating with circuit designers and verification teams. The role also involves running design rule checks (DRC) and layout versus schematic (LVS) verification, troubleshooting any layout issues, and revising designs as needed. Regular communication with team members is essential to maintain project timelines and align on design specifications.

What are the key skills and qualifications needed to thrive in the analog layout position, and why are they important?

To thrive as an Analog Layout engineer, you need a strong background in electrical engineering principles, semiconductor device physics, and hands-on experience with analog integrated circuit design. Proficiency with CAD tools such as Cadence Virtuoso, as well as familiarity with industry standards and design rule checks (DRC), is crucial. Attention to detail, strong problem-solving skills, and effective communication are important soft skills in this position. These qualifications ensure the accuracy and functionality of complex analog circuits, contributing to successful chip design projects.

What are the most commonly searched types of Analog Layout jobs in California?

The most popular types of Analog Layout jobs in California are:

What are popular job titles related to Analog Layout jobs in California?

For Analog Layout jobs in California, the most frequently searched job titles are:

What job categories do people searching Analog Layout jobs in California look for?

The top searched job categories for Analog Layout jobs in California are:

What cities in California are hiring for Analog Layout jobs?

Cities in California with the most Analog Layout job openings:

Analog Layout jobs near you
Infographic showing various Analog Layout job openings in California as of August 2026, with employment types broken down into 1% Internship, 80% Full Time, 13% Part Time, 2% Temporary, 2% Contract, and 2% Nights. Highlights an 93% Physical, 3% Hybrid, and 4% Remote job distribution, with an average salary of $44,808 per year, or $21.5 per hour.

Senior Analog Layout Manager

Marvell Semiconductor, Inc.

San Diego, CA • On-site

Other

Life, Retirement

This job post has expired today. Applications are no longer accepted.

Job description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell Central Engineering (CE) develops Marvell's most advanced High-Speed SerDes (HSS) IPs covering multiple applications, Switch, Storage, Optics, etc. Acting as the engine to the company, Central Engineering provides the source of power to every business unit in Marvell system. Central System Engineering (CSE) in Central Engineering, independent of other CE functions including DSP algorithm development, circuit design, physical design, packaging, etc., is a function team responsible of validating all Marvell HSS IPs in the lab environment and supporting all Marvell business units for fast and smooth SoC production. Central Engineering AMS-IP team provides leading-edge SerDes PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products.
This is a rare foundational technical management opportunity as part of our strategic expansion into Southern California. You will help shape the technical DNA and culture of Marvell's San Diego design organization.

What You Can Expect

  • Hire and lead a team of layout designers.

  • Assess schedules, floor plans, and risks for digital macros.

  • Perform hands-on work at the macro level layout.

  • Manage and track layout schedules; hire additional designers as needed.

  • Assess risks and plan workarounds to meet or exceed layout schedules.

  • Identify and prioritize project tasks and risks.

  • Work with CAD, tech, and circuit design teams to synchronize layout schedules with overall project plans.

  • Understand complex layout design concepts and communicate issues cross-functionally.

What We're Looking For

  • Minimum 10+ years in analog layout design and 3+ years in management.

  • Deep understanding of layout methodology from initial chip planning to tape-out.

  • Experience with advanced process technology and FinFET is preferable.

  • High proficiency in LVS, DRC debugging, and interpreting CALIBRE DRC, ERC, LVS reports.

  • Proficient in Synopsys or CADENCE layout entry tools; programming skills in Skill, Ample, or Perl are a plus.

  • Strong technical and analytical background with excellent problem-solving skills.

  • Excellent verbal and written communication skills; experience in conflict resolution and consensus building.

  • Proven ability to build and develop a world-class analog layout team; proactive, self-starter with strong organizational skills.

Expected Base Pay Range (USD)

138,200 - 204,460, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-AR3

Apply