ZipRecruiter

Log In

1

Analog Layout Design Jobs (NOW HIRING)

Apple

Analog Layout Automation Engineer

San Diego, CA · On-site

$214.50K/yr

As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create high ...

United Airlines

Analog Layout Engineer

Santa Clara, CA

$97.70K/yr

... design and layout organization. In this role, you will contribute to cutting-edge analog and mixed ... signal IP development, working across complex technologies such as FinFET and deep sub-micron ...

Apple

Analog Layout Automation Engineer

Austin, TX · On-site

$200.20K/yr

As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create high ...

Apple

Analog Layout Automation Engineer

Cupertino, CA · On-site

$249.20K/yr

As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create high ...

Apple

Analog Layout Automation Engineer

Cupertino, CA

$121.31K - $213.70K/yr

Description As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create ...

Apple

Analog Layout Automation Engineer

San Diego, CA

$115.71K - $203K/yr

Description As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create ...

Apple

Analog Layout Automation Engineer

Austin, TX

$154.60K - $274.90K/yr

Description As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create ...

Apple

Analog Layout Automation Engineer

San Diego, CA · On-site

$163.30K - $290.10K/yr

Description As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create ...

Apple

Analog Layout Automation Engineer

Cupertino, CA

$172.10K - $305.60K/yr

Description As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create ...

Apple

Analog Layout Automation Engineer

Austin, TX

$154.60K - $274.90K/yr

Description As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create ...

next page

Showing results 1-20

People also search for

All JobsAnalog Layout Design Jobs

Analog Layout Design information

See salary details

$77K

$186.2K

$203K

How much do analog layout design jobs pay per year?

As of May 30, 2026, the average yearly pay for analog layout design in the United States is $186,238.00, according to ZipRecruiter salary data. Most workers in this role earn between $202,000.00 and $202,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an Analog Layout Designer, and why are they important?

To thrive as an Analog Layout Designer, you need a solid understanding of semiconductor physics, circuit design principles, and experience with analog/mixed-signal layout, typically backed by a degree in electrical engineering or a related field. Proficiency in EDA tools such as Cadence Virtuoso, Mentor Graphics, and DRC/LVS verification tools is essential. Attention to detail, problem-solving skills, and effective communication are standout soft skills for collaborating with circuit designers and ensuring design quality. These competencies are critical for producing reliable, high-performance integrated circuits that meet stringent specifications and industry standards.

What are some common challenges faced by analog layout designers during the tape-out phase, and how can they be addressed?

Analog layout designers often encounter challenges like last-minute design changes, managing parasitic effects, and ensuring layout-versus-schematic (LVS) and design rule check (DRC) compliance during the tape-out phase. Addressing these issues requires close collaboration with circuit designers, proactive communication to anticipate potential changes, and rigorous verification using advanced EDA tools. Staying organized and maintaining clear documentation throughout the design process also helps ensure a smoother tape-out with fewer errors or delays.

What is analog layout design?

Analog layout design is the process of creating the physical layout of analog integrated circuits (ICs), such as amplifiers, voltage regulators, and data converters. Unlike digital layout, analog layout requires careful placement and routing of components to minimize noise, parasitic effects, and mismatches that can affect circuit performance. Analog layout designers work closely with circuit designers to ensure the chip meets electrical and performance specifications. Precision, symmetry, and matching are critical in analog layouts to achieve high performance and reliability in the final product.

What is the difference between Analog Layout Design vs Digital IC Design?

AspectAnalog Layout DesignDigital IC Design
Required SkillsAnalog circuit theory, layout techniques, parasitic managementDigital logic, HDL coding, timing analysis
Work EnvironmentCleanroom, detailed layout work, focus on signal integritySimulation, synthesis, verification, more software-based
Industry UsageSemiconductor manufacturing, RF, analog chipsMicroprocessors, memory, digital systems

Analog Layout Design and Digital IC Design are both essential in semiconductor development but focus on different aspects. Analog layout emphasizes precise circuit placement and parasitic control for analog signals, while digital IC design centers on logic implementation and timing. Understanding these differences helps in choosing the right career path or collaboration focus within the industry.

More about Analog Layout Design jobs
What cities are hiring for Analog Layout Design jobs? Cities with the most Analog Layout Design job openings:
What states have the most Analog Layout Design jobs? States with the most job openings for Analog Layout Design jobs include:
What job categories do people searching Analog Layout Design jobs look for? The top searched job categories for Analog Layout Design jobs are:
Analog Layout Design jobs near you
Infographic showing various Analog Layout Design job openings in the United States as of May 2026, with employment types broken down into 100% Full Time. Highlights an 96% Physical, and 4% Hybrid job distribution, with an average salary of $186,238 per year, or $89.5 per hour.
Sr. Analog Physical Design Engineer

Sr. Analog Physical Design Engineer

OmniVision Technologies

Santa Clara, CA

$156.85K - $160K/yr

Other

Posted 5 days ago

Job description

Job Title: Sr. Analog Physical Design Engineer
Job Duties:
  • Work on detailed column ADC circuit design, with a focus on column layout design. Collaborating with other column ADC designers to optimize column ADC's performance with minimum silicon area.
  • Conduct cross products column ADC layout comparison and IP layout development and maintenance.
  • Perform RCX extraction of column circuit and critical signals parasitic analysis and propose optimized design to improve column ADC performance and image quality.
  • Conduct image sensor pixel array and column ADC supply analysis using Totem or other methodologies, including worst case P2P resistor extraction, and optimize chip floorplan and power routing.
  • Study design rules for new processes and provide physical design guidelines to the design team. Debug and develop Calibre svrf files when needed.
  • Apply SKILL script to improve productivity and design robustness.
  • Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using industry-standard tools like Cadence Virtuoso and Calibre.
  • Execute top-level layout and coordinate layout resources and schedules for all modules.
  • Perform floor planning and placements including pad locations, power/clock domain planning, ESD, integration of AMS and digital blocks, and chip-level routing strategy.
  • Lead top-level implementation from floorplan through GDS tape-out.
  • Develop and maintain layout methodologies and documentation to ensure efficient and consistent design practices.
Requirements:
Require Master's degree or foreign equivalent degree in Electrical Engineering, Electronics Engineering, or a closely related field.
Require 2 years of experience in CMOS image sensor IC layout design.
Require the following experience or skills:
  • Semiconductor process and device fundamentals, with expertise in addressing advanced technology nodes challenges.
  • Experience in image sensor manufacturing technology, performance metrics, and system-level integration in camera applications.
  • Experience with industry standard EDA tools, such as Cadence Virtuoso, PVS, Spectre, Innovus, Skipper, Siemens Calibre, Synopsys Hspice, Design Compiler, IC Compiler, PrimeTime, Laker and P2P.
  • Front-end and back-end ASIC design flows.
  • Experience in stacked chip process flow and related design considerations.
  • Skills in interpreting physical verification reports (DRC, DFM, ERC, LVS, etc.) and understanding SVRF rule files.
  • Advanced layout skills such ascommon-centroid layouts, symmetrical layouts, use of dummy devices, matching, ESD, latch-up, antenna effects, etc.
  • Understanding of layout impact on device matching, noise coupling, guard-ring, electromigration, isolation and IR drop.
  • Developing CAD flow automation using scripting languages like Perl, Skill, and Tcl.
  • Expertise in low-power, high-precision, high speed analog layout design techniques.
  • Solving crosstalk challenges between adjacent column ADCs in image sensor circuits.
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.

Apply