In this role, you will be responsible for the design of System-on-Chip (SOC) solutions for wireless ... Proficient in RTL design (Verilog/System Verilog), Low-power design, synthesis, timing constraint ...
In this role, you will be responsible for the design of System-on-Chip (SOC) solutions for wireless ... Proficient in RTL design (Verilog/System Verilog), Low-power design, synthesis, timing constraint ...
The successful candidate will play a central role in shaping scalable RTL-to-silicon methodologies ... Define top-level timing methodologies across IPs, subsystems, and full-chip integration to ensure ...
The successful candidate will play a central role in shaping scalable RTL-to-silicon methodologies ... Define top-level timing methodologies across IPs, subsystems, and full-chip integration to ensure ...
The successful candidate will play a central role in shaping scalable RTL-to-silicon methodologies ... Define top-level timing methodologies across IPs, subsystems, and full-chip integration to ensure ...
The successful candidate will play a central role in shaping scalable RTL-to-silicon methodologies ... Define top-level timing methodologies across IPs, subsystems, and full-chip integration to ensure ...
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
Scottsdale, AZ · On-site
$135K - $150K/yr
Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design * Hands-on ... Experience with AXI-Stream, AXI4, or similar on-chip bus protocols * Ability to read and interpret ...
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
Scottsdale, AZ · On-site
$135K - $150K/yr
Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design * Hands-on ... Experience with AXI-Stream, AXI4, or similar on-chip bus protocols * Ability to read and interpret ...
Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design * Hands-on ... Experience with AXI-Stream, AXI4, or similar on-chip bus protocols * Ability to read and interpret ...
Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design * Hands-on ... Experience with AXI-Stream, AXI4, or similar on-chip bus protocols * Ability to read and interpret ...
Senior CPU Design Verification Engineer
Phoenix, AZ · On-site
$135K - $164K/yr
Medical
Retirement
PTO
From personal computing and AI to cloud-scale data centers and edge platforms, our processors power ... Debug and rootcause complex RTL, microarchitecture, and integration issues; drive issues to ...
Senior CPU Design Verification Engineer
Phoenix, AZ · On-site
$135K - $164K/yr
Medical
Retirement
PTO
From personal computing and AI to cloud-scale data centers and edge platforms, our processors power ... Debug and rootcause complex RTL, microarchitecture, and integration issues; drive issues to ...
In this role, you will be responsible for the design of System-on-Chip (SOC) solutions for wireless ... Proficient in RTL design (Verilog/System Verilog), Low-power design, synthesis, timing constraint ...
In this role, you will be responsible for the design of System-on-Chip (SOC) solutions for wireless ... Proficient in RTL design (Verilog/System Verilog), Low-power design, synthesis, timing constraint ...
Principal Firmware/Middleware Engineer
Chandler, AZ · On-site
$180 - $260/hr
... AI cluster scale‑up switches. In this high‑impact role, you will bridge the gap between ... Hardware-Software Co-Design: Collaborate heavily with ASIC design, logic design (RTL), and ...
Principal Firmware/Middleware Engineer
Chandler, AZ · On-site
$180 - $260/hr
... AI cluster scale‑up switches. In this high‑impact role, you will bridge the gap between ... Hardware-Software Co-Design: Collaborate heavily with ASIC design, logic design (RTL), and ...
... AI cluster scale-up switches. In this high-impact role, you will bridge the gap between cutting ... Hardware-Software Co-Design: Collaborate heavily with ASIC design, logic design (RTL), and ...
Quick apply
... AI cluster scale-up switches. In this high-impact role, you will bridge the gap between cutting ... Hardware-Software Co-Design: Collaborate heavily with ASIC design, logic design (RTL), and ...
... AI cluster scale-up switches. In this high-impact role, you will bridge the gap between cutting ... Hardware-Software Co-Design: Collaborate heavily with ASIC design, logic design (RTL), and ...
... AI cluster scale-up switches. In this high-impact role, you will bridge the gap between cutting ... Hardware-Software Co-Design: Collaborate heavily with ASIC design, logic design (RTL), and ...
Senior Engineer, Mixed Signal Design Engineering
Chandler, AZ · On-site
$114K - $166K/yr
ADI combines analog, digital, AI, and software technologies into solutions that combat climate ... Function as the chip lead and lead analog or digital designer for projects and perform chip floor ...
Senior Engineer, Mixed Signal Design Engineering
Chandler, AZ · On-site
$114K - $166K/yr
ADI combines analog, digital, AI, and software technologies into solutions that combat climate ... Function as the chip lead and lead analog or digital designer for projects and perform chip floor ...
Senior Engineer, Mixed Signal Design Engineering
Chandler, AZ · On-site
$114.23 - $166.67/hr
ADI combines analog, digital, AI, and software technologies into solutions that combat climate ... Function as the chip lead and lead analog or digital designer for projects and perform chip floor ...
Senior Engineer, Mixed Signal Design Engineering
Chandler, AZ · On-site
$114.23 - $166.67/hr
ADI combines analog, digital, AI, and software technologies into solutions that combat climate ... Function as the chip lead and lead analog or digital designer for projects and perform chip floor ...
DFT Application Engineer
Medical
Retirement
PTO
With a focus on scalability, AI advancement, and shaping the future, we provide an unparalleled ... design block level and full chip level, including ATPG validation and DFT timing/signoff at SOC ...
DFT Application Engineer
Medical
Retirement
PTO
With a focus on scalability, AI advancement, and shaping the future, we provide an unparalleled ... design block level and full chip level, including ATPG validation and DFT timing/signoff at SOC ...
DFT Application Engineer
Phoenix, AZ · On-site
Medical
Retirement
PTO
With a focus on scalability, AI advancement, and shaping the future, we provide an unparalleled ... design block level and full chip level, including ATPG validation and DFT timing/signoff at SOC ...
DFT Application Engineer
Phoenix, AZ · On-site
Medical
Retirement
PTO
With a focus on scalability, AI advancement, and shaping the future, we provide an unparalleled ... design block level and full chip level, including ATPG validation and DFT timing/signoff at SOC ...
Senior/Staff Design Verification Engineer - Coherent Interconnect
Chandler, AZ · Hybrid
$198K - $268K/yr
Arm is at the forefront of AI development. We are constantly developing new applications for AI ... RTL design * CPU microarchitecture experience including knowledge of cache coherence, memory ...
Senior/Staff Design Verification Engineer - Coherent Interconnect
Chandler, AZ · Hybrid
$198K - $268K/yr
Arm is at the forefront of AI development. We are constantly developing new applications for AI ... RTL design * CPU microarchitecture experience including knowledge of cache coherence, memory ...
Microchip Technology's MCU Business Unit is at the forefront of Edge AI innovation, delivering ... Proficiency with EDA tools for architecture exploration, RTL design, synthesis, and physical ...
Microchip Technology's MCU Business Unit is at the forefront of Edge AI innovation, delivering ... Proficiency with EDA tools for architecture exploration, RTL design, synthesis, and physical ...
Senior Analog Design Engineer
Phoenix, AZ · On-site
$190.61 - $269.10/hr
Medical
Retirement
PTO
Job Details:**## The Hard IP and Test Chip Development team, within Intel's Central Engineering ... Datacenter, AI and Foundry customers. The IO team owns high-speed serial IO and die-to-die ...
Senior Analog Design Engineer
Phoenix, AZ · On-site
$190.61 - $269.10/hr
Medical
Retirement
PTO
Job Details:**## The Hard IP and Test Chip Development team, within Intel's Central Engineering ... Datacenter, AI and Foundry customers. The IO team owns high-speed serial IO and die-to-die ...
I/O Design Engineer
Chandler, AZ · On-site
Medical
Dental
Vision
Retirement
PTO
... edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly ... Support chip-level integration and silicon bring-up in test chips and customer products. Technical ...
I/O Design Engineer
Chandler, AZ · On-site
Medical
Dental
Vision
Retirement
PTO
... edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly ... Support chip-level integration and silicon bring-up in test chips and customer products. Technical ...
Senior Analog Design Engineer
$200K/yr
Medical
Retirement
PTO
The Hard IP and Test Chip Development team, within Intel's Central Engineering Group, is ... Datacenter, AI and Foundry customers. The IO team owns high-speed serial IO and die-to-die ...
Senior Analog Design Engineer
$200K/yr
Medical
Retirement
PTO
The Hard IP and Test Chip Development team, within Intel's Central Engineering Group, is ... Datacenter, AI and Foundry customers. The IO team owns high-speed serial IO and die-to-die ...
Senior Analog Design Engineer
Phoenix, AZ · On-site
$200K/yr
Medical
Retirement
PTO
The Hard IP and Test Chip Development team, within Intel's Central Engineering Group, is ... Datacenter, AI and Foundry customers. The IO team owns high-speed serial IO and die-to-die ...
Senior Analog Design Engineer
Phoenix, AZ · On-site
$200K/yr
Medical
Retirement
PTO
The Hard IP and Test Chip Development team, within Intel's Central Engineering Group, is ... Datacenter, AI and Foundry customers. The IO team owns high-speed serial IO and die-to-die ...
Ai Chip Design Rtl information
See Phoenix, AZ salary details
$79.9K - $89.1K
0% of jobs
$89.1K - $98.3K
0% of jobs
$98.3K - $107.5K
1% of jobs
$107.5K - $116.8K
0% of jobs
$116.8K - $126K
0% of jobs
$129.8K is the 25th percentile. Wages below this are outliers.
$126K - $135.2K
57% of jobs
$139.1K is the 75th percentile. Wages above this are outliers.
$135.2K - $144.4K
38% of jobs
$144.4K - $153.6K
0% of jobs
$153.6K - $162.8K
1% of jobs
$162.8K - $172K
1% of jobs
$172K - $181.2K
1% of jobs
$79.9K
$138.4K
$181.2K
How much do ai chip design rtl jobs pay per year?
What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?
| Aspect | Ai Chip Design Rtl | Ai Chip Verification Engineer |
|---|---|---|
| Primary Focus | Developing and implementing Register Transfer Level (RTL) code for AI chips | Verifying and validating RTL designs to ensure functionality |
| Skills Required | HDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledge | Simulation, testbench creation, debugging, scripting skills |
| Work Environment | Design teams, hardware development labs, EDA tools | Verification teams, simulation environments, test setups |
| Certifications | Hardware design certifications, FPGA/ASIC training | Verification methodologies, UVM, SystemVerilog certifications |
While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.
What are common challenges faced by AI Chip Design RTL engineers during the verification process?
What is an AI Chip Design RTL engineer?
What skills and qualifications are needed to thrive as an AI Chip Design RTL engineer?
What are popular job titles related to Ai Chip Design Rtl jobs in Phoenix, AZ?
For Ai Chip Design Rtl jobs in Phoenix, AZ, the most frequently searched job titles are:
What job categories do people searching Ai Chip Design Rtl jobs in Phoenix, AZ look for?
The top searched job categories for Ai Chip Design Rtl jobs in Phoenix, AZ are:
Full-time
Re-posted 27 days ago
Microchip Technology rating
8.0
Based on 33 frontline employees who took The Breakroom Quiz
58th of 157 rated electronics manufacturers
Job description
Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.
People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.
Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.
Visit our careers page to see what exciting opportunities and company perks await!
Job Description:
Job Description:
The Wireless Solutions Group is seeking an experienced Design Engineerfor our next generation high-performance, low-power wireless SoC and attach solutions. In this role, you will be responsible for the design of System-on-Chip (SOC) solutions for wireless applications. You will collaborate closely with cross-functional teams, including verification, analog, validation, and software engineers, to deliver high-quality products. Successful candidate requires strong collaboration across sites and functions, excellent communication, and the ability to thrive in a fast-paced, dynamic environment.
Key Responsibilities:
- Contribute to SOC design from concept to tape-out.
- Implement SOC designs according to micro-architecture specifications and design documentation, performing RTL coding, synthesis, timing analysis, and executing the SOC design flow to ensure IC qualification meets required standards.
- Collaborate with verification teams to ensure thorough design verification according to test plans.
- Work with physical design teams to ensure successful integration and implementation.
- Participate in design reviews to ensure compliance with design standards and project requirements.
- Support the validation team in qualifying silicon ICs and debugging potential issues.
- Contribute to the development and optimization of low-power design techniques and power estimation methodologies.
- Interfacing with external vendors and IP sources to resolve problems.
- Ability to work well in a team and excellent problem solving, verbal and written communication skills.
- Working with members from international design and implementation teams.
Requirements/Qualifications:
Qualifications/Requirements:
- Bachelor's degree in computer engineering, electrical engineering, or related field.
- Minimum 12+ years of experience in digital SOC design, with a focus on low-power design.
- Proficient in RTL design (Verilog/System Verilog), Low-power design, synthesis, timing constraint (SDC) and timing analysis.
- Experience with ASIC design flow including LINT, Formal, CDC/RDC, power estimations, MBIST/DFT concepts, and low-power design techniques.
- Strong understanding of SOC architecture (ARM/MIPS), bus protocols (AMBA, AXI, etc.), and peripheral IPs (USB, Ethernet, I2C, SPI, etc).
- Experience with Bus Matrix design.
- Experience with script Language such as TCL, Perl, and Python.
- Excellent English reading, writing and verbal communication skills.
- Strong analytical and problem-solving skills.
- We are looking for candidates who are self-motivators, energetic, and team players.
Preferred Skills and Experience:
- Master's degree in computer engineering, electrical engineering, or related field.
- Knowledge of Bluetooth/BLE/Wi-Fi communication theory and standard specifications.
- Knowledge of security features and principles of functional safety-compliant design.
- Experience with verification methodologies (UVM/OVM).
- Experience with validation methodologies, including debugging on FPGA and silicon IC boards.
Travel Time:
0% - 25%Physical Attributes:
Hearing, Seeing, TalkingPhysical Requirements:
80% sitting, 10% walking, 10% standingMicrochip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.
To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.
What Microchip Technology employees say
Pay
Benefits
Hours and flexibility
Workplace
Get the full story on Breakroom
About Microchip
Sourced by ZipRecruiter
Industry
It services
Company size
10,000+ Employees
Headquarters location
Chandler, AZ, US
Year founded
1989