ZipRecruiter

Log In

1

Ai Chip Design Rtl Jobs in Bridgeview, IL (NOW HIRING)

Edgehog Trading

Junior FPGA Developer

Chicago, IL · On-site

Design, implement, and verify RTL logic in Verilog or SystemVerilog targeting ultra-low-latency ... Use AI tools to accelerate your development workflow - RTL review, testbench generation, debugging ...

MatrixSpace

FPGA Engineer

Hoffman Estates, IL · Remote

$150K - $200K/yr

MatrixSpace develops AI-enabled radar and sensing systems that help people understand what ... Design and develop FPGA architectures and high-throughput data paths for radar sensing systems.

DRW

Senior FPGA Engineer (Algo)

Chicago, IL · On-site

$150K - $250K/yr

Strong skills in RTL logic design (Verilog) and verification; 2+ years of experience writing ... Experience with the design of system-on-chip (SOC) architectures, memory & processor subsystems ...

Syntiant

Product Compliance Intern

Itasca, IL · On-site

$38K - $47K/yr

Syntiant Corp., a leader in the high-growth AI software and semiconductor solutions space, is ... Syntiant's advanced chip solutions merge deep learning with semiconductor design to produce ultra ...

Syntiant

Product Compliance Intern

Itasca, IL · On-site

$38K - $47K/yr

Syntiant Corp., a leader in the high-growth AI software and semiconductor solutions space, is ... Syntiant's advanced chip solutions merge deep learning with semiconductor design to produce ultra ...

Syntiant

Product Compliance Intern

Itasca, IL

$38K - $47K/yr

Syntiant Corp., a leader in the high-growth AI software and semiconductor solutions space, is ... Syntiant's advanced chip solutions merge deep learning with semiconductor design to produce ultra ...

Syntiant

Electronics Engineering Technician

Schaumburg, IL · On-site

$25 - $35/hr

Syntiant Corp., a leader in the high-growth AI software and semiconductor solutions space, is ... Syntiant's advanced chip solutions merge deep learning with semiconductor design to produce ultra ...

Syntiant

Electronics Engineering Technician

Schaumburg, IL · On-site

$25 - $35/hr

Syntiant Corp., a leader in the high-growth AI software and semiconductor solutions space, is ... Syntiant's advanced chip solutions merge deep learning with semiconductor design to produce ultra ...

Excel Sports Management

Data Engineer

Chicago, IL

$100K - $115K/yr

... chip brands and marquee properties. Our success is rooted in our people, our high character ... Contribute to relational data design--tables and relationships, primary/foreign keys, and ...

Excel Sports Management

Data Engineer

Chicago, IL · On-site

$100K - $115K/yr

... chip brands and marquee properties. Our success is rooted in our people, our high character ... Contribute to relational data design-tables and relationships, primary/foreign keys, and ...

AECOM

Manager, Advisory

Chicago, IL

Chicago, IL. Building off AECOM's considerable expertise in infrastructure design and ... Leveraging AI tools to conduct baseline assessments and secondary research. * Conducting ...

SpotOn

Product Manager (Payments)

Chicago, IL · On-site

$180K - $225K/yr

From our award-winning point-of-sale to AI-powered profit tools, everything we do helps operators ... Define how each payment media type is presented and accepted --chip, contactless, digital wallets, ...

AECOM

Senior Consultant, Advisory

Chicago, IL · On-site

Chicago, IL . Building off AECOM's considerable expertise in infrastructure design and ... Leveraging AI tools to conduct baseline assessments and secondary research. * Conducting ...

next page

Showing results 1-20

All JobsAi Chip Design Rtl JobsAi Chip Design Rtl Jobs in Bridgeview, IL

Ai Chip Design Rtl information

See Bridgeview, IL salary details

$82.2K

$142.3K

$186.4K

How much do ai chip design rtl jobs pay per year?

As of Jul 27, 2026, the average yearly pay for ai chip design rtl in Bridgeview, IL is $142,322.00, according to ZipRecruiter salary data. Most workers in this role earn between $138,900.00 and $138,900.00 per year, depending on experience, location, and employer.

What is a $900000 AI job?

A $900,000 AI job typically refers to a high-level position in artificial intelligence, such as senior AI researcher, machine learning engineer, or AI architect, often requiring advanced skills in deep learning, neural networks, and hardware design like RTL for AI chips. Such roles usually involve leadership, extensive experience, and may include stock options or bonuses, with compensation reflecting expertise and impact on AI hardware development.

What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?

AspectAi Chip Design RtlAi Chip Verification Engineer
Primary FocusDeveloping and implementing Register Transfer Level (RTL) code for AI chipsVerifying and validating RTL designs to ensure functionality
Skills RequiredHDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledgeSimulation, testbench creation, debugging, scripting skills
Work EnvironmentDesign teams, hardware development labs, EDA toolsVerification teams, simulation environments, test setups
CertificationsHardware design certifications, FPGA/ASIC trainingVerification methodologies, UVM, SystemVerilog certifications

While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.

Will AI replace RTL designers?

AI chip design RTL (Register Transfer Level) development involves creating hardware descriptions that require expert knowledge of digital logic and hardware architecture. While AI tools can assist in automating certain tasks like code generation and verification, they are unlikely to fully replace RTL designers, as human expertise is essential for complex decision-making, optimization, and ensuring design correctness. RTL designers will continue to play a critical role in the chip design process, often working alongside AI-assisted tools to improve efficiency and innovation.

What are some common challenges faced by AI Chip Design RTL engineers during the verification process?

AI Chip Design RTL engineers often encounter challenges in ensuring their designs meet complex functional and performance requirements, especially given the rapid pace of AI hardware advancements. Verification can be particularly demanding due to the need to simulate and test intricate AI workloads, manage large datasets, and debug subtle timing or logic errors. Collaboration with verification teams, system architects, and software engineers is essential to address these issues efficiently and to ensure seamless integration of the RTL code into the broader chip design. Staying up-to-date with the latest verification tools and methodologies is also crucial for success in this role.

Which 3 jobs will survive AI?

AI Chip Design RTL professionals are likely to continue in demand due to the specialized technical skills required for hardware description languages like Verilog and VHDL, which are less easily automated. Jobs involving complex problem-solving, system integration, and hardware-software interface design, such as hardware engineers, system architects, and verification engineers, are also expected to persist. These roles require domain expertise and critical thinking that complement AI automation capabilities.

What are AI Chip Design RTL engineers?

AI Chip Design RTL (Register Transfer Level) engineers are specialists who design the digital logic for chips used in artificial intelligence applications. They use hardware description languages like Verilog or VHDL to create and validate the architecture and functionality of these chips before they are manufactured. Their work ensures that AI processors are efficient, high-performing, and meet the requirements of modern AI workloads. RTL engineers collaborate closely with verification, software, and hardware teams to optimize chip performance and power consumption.

What is the salary of RTL design?

The salary for an RTL (Register Transfer Level) design engineer typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while experienced engineers with specialized skills in hardware description languages like VHDL or Verilog can earn higher salaries.

What are the key skills and qualifications needed to thrive as an AI Chip Design RTL Engineer, and why are they important?

To thrive as an AI Chip Design RTL Engineer, you need a solid background in digital design, computer architecture, and proficiency in Hardware Description Languages (HDLs) like Verilog or VHDL, often supported by a degree in electrical or computer engineering. Experience with simulation tools (e.g., ModelSim, Synopsys), ASIC/FPGA design flows, and relevant certifications are highly valued. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help you excel in collaborative and complex design environments. These competencies are crucial for creating efficient, reliable AI hardware that meets performance and power requirements in a fast-evolving field.
What cities near Bridgeview, IL are hiring for Ai Chip Design Rtl jobs? Cities near Bridgeview, IL with the most Ai Chip Design Rtl job openings:
Ai Chip Design Rtl jobs near you

Junior FPGA Developer

Edgehog Trading

Chicago, IL • On-site

Full-time

Medical, Dental, Vision, Retirement, PTO

Posted 26 days ago

Job description

About us
Edgehog Trading is a proprietary trading firm specializing in electronic options market making. We take a technology-driven approach, designing and operating automated, scalable systems to provide liquidity across markets.
Our team spans trading, engineering, and business operations, working together to build and support the systems that power the firm. We emphasize data-driven decision making, rigorous problem solving, and continuous improvement to navigate complex and evolving markets.
We operate in a highly collaborative environment where ideas can move quickly from concept to implementation, and where individuals are empowered to take ownership and contribute directly to the firm's growth.
What you'll do:
  • Design, implement, and verify RTL logic in Verilog or SystemVerilog targeting ultra-low-latency trading applications
  • Develop simulation testbenches and functional verification environments to validate FPGA designs before hardware deployment
  • Work closely with senior FPGA engineers and the trading infrastructure team to understand latency requirements and translate them into hardware design decisions
  • Run synthesis, place-and-route, and static timing analysis; iterate on designs to meet strict timing constraints
  • Participate in hardware bring-up and on-board debugging, using waveform analysis and other diagnostic tools
  • Use AI tools to accelerate your development workflow - RTL review, testbench generation, debugging, and documentation
  • Grow your understanding of market data protocols (Ethernet, PCIe, exchange feed formats) as they relate to the systems you build

Qualifications and skills:
  • BS or MS in Electrical Engineering, Computer Engineering, or a related field
  • Hands-on experience with RTL design in Verilog or SystemVerilog - coursework, personal projects, or internship experience all count
  • Familiarity with FPGA simulation tools (e.g., ModelSim, QuestaSim, Vivado, Quartus) and the synthesis-to-deployment flow
  • Understanding of digital logic fundamentals: state machines, FIFOs, clock domain crossing, timing constraints
  • Comfort working in a Linux environment; Python, basic C or C++ is a plus
  • Ability and eagerness to incorporate AI tools into your development and debugging workflow
  • A strong desire to learn the HFT domain - no prior finance knowledge required
  • Strong analytical instincts: when something behaves unexpectedly in hardware, you dig until you find it

Why Edgehog:
  • Small team advantage: Direct access to founders and senior team members from day one
  • Ownership early: Manage real P&L and make meaningful impact within your first year
  • Cutting-edge tech: Work with our proprietary models and low-latency trading systems built in-house
  • Tight feedback loops: Weekly 1-on-1s with your mentor, quarterly reviews with leadership
  • Chicago-based: Affordable cost of living, vibrant trading community

Benefits:
  • Comprehensive health, dental, and vision insurance with premiums 100% covered by the firm
  • 401(k) with a 4% company match
  • Unlimited paid time off and sick leave
  • Free lunch, coffee, drinks, and snacks
  • Commuter benefits
  • Monthly happy hours and annual team events

The base salary range for this position is listed below. Base salary represents just one part of overall compensation; all full-time, permanent roles are eligible for a discretionary bonus and benefits, including items in the above list.
The base salary for this role is 100,000 - 175,000 USD per year

Apply