CPU CDC/STA Engineer
Santa Clara, CA · On-site
$129K - $194K/yr
... CPU designs • Working with RTL and DV teams to recommend System Verilog assertions needed to ... SVA) and Design Verification (DV) Simulations Knowledge in Spyglass, VC-Static, PrimeTime, or ...

