1

Vlsi Design Verification Engineer Jobs in Raleigh, NC

... and VLSI design, Computer Architecture, C/C++ programming languages. Software development ... verification. Experience debugging and solving complex performance issues. Your base salary will be ...

... and VLSI design, Computer Architecture, C/C++ programming languages. * Software development ... Significant experience with performance modeling or performance verification. * Experience ...

EDA Workflow Optimization Engineer

Durham, NC · Hybrid

$107K - $127K/yr

... verification, emulation, layout, packaging, power-on and production. You will then guide teams to ... Experience with ASIC, VLSI, CAD/EDA or mixed signal design workflow environments. Hands-on ...

EDA Workflow Optimization Engineer

Durham, NC · Hybrid

$107K - $127K/yr

... verification, emulation, layout, packaging, power-on and production. You will then guide teams to ... Experience with ASIC, VLSI, CAD/EDA or mixed signal design workflow environments. * Hands-on ...

... design targets * You will be working with architects, designers, verification and VLSI teams to ... or MS in electrical engineering or computer science or equivalent experience * 5+ years of ...

... design targets You will be working with architects, designers, verification and VLSI teams to accomplish your tasks What we need to see: BS or MS in electrical engineering or computer science or ...

Design and build custom test fixtures, write detailed verification test procedures, and execute ... Formally mentors associate engineers. Actively conducts peer code/design reviews of CAD models and ...

Showing results 41-60

Vlsi Design Verification Engineer information

See Raleigh, NC salary details

$102.5K

$145K

$162.3K

How much do vlsi design verification engineer jobs pay per year?

As of Sep 14, 2026, the average yearly pay for vlsi design verification engineer in Raleigh, NC is $144,977.00, according to ZipRecruiter salary data. Most workers in this role earn between $132,200.00 and $161,400.00 per year, depending on experience, location, and employer.

What is a VLSI design verification engineer?

A VLSI Design Verification Engineer is a specialist responsible for ensuring that integrated circuits (ICs) and systems-on-chip (SoCs) meet their design specifications before manufacturing. They use various verification methodologies, such as simulation, formal verification, and hardware emulation, to identify and fix functional errors in digital designs. Their role is critical in the semiconductor industry to ensure product quality, reduce costly re-spins, and speed up time-to-market. They often work closely with design engineers, using tools like SystemVerilog, UVM, and other verification frameworks.

What are the key skills and qualifications needed to thrive as a VLSI design verification engineer?

To thrive as a VLSI Design Verification Engineer, you need a solid background in digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering or a related field. Proficiency with hardware description languages like Verilog or VHDL, simulation tools such as ModelSim or Synopsys VCS, and familiarity with UVM or SystemVerilog are commonly required. Strong analytical thinking, attention to detail, and effective communication are crucial soft skills for identifying design flaws and collaborating with cross-functional teams. These skills and qualifications ensure accurate, reliable chip designs and efficient project execution in the competitive semiconductor industry.

What are some common challenges faced by VLSI design verification engineers during the verification process?

VLSI Design Verification Engineers often encounter challenges such as managing increasingly complex system-on-chip (SoC) designs, ensuring thorough test coverage, and debugging intricate functional issues. Coordinating with cross-functional teams—like design, software, and validation—is essential to align test plans and resolve ambiguities quickly. Additionally, keeping up with evolving verification methodologies and tools (such as UVM or SystemVerilog) requires a commitment to continuous learning, but offers strong career growth opportunities for those who master them.

What is the difference between Vlsi Design Verification Engineer vs Vlsi Design Engineer?

AspectVlsi Design Verification EngineerVlsi Design Engineer
Primary FocusVerifying the correctness of VLSI designs through testing and simulationCreating and implementing VLSI chip designs and architectures
Skills & CertificationsHardware description languages (HDL), verification tools, scripting, knowledge of verification methodologiesHDL, digital design, synthesis, timing analysis, and physical design skills
Work EnvironmentDesign teams, verification labs, simulation environmentsDesign teams, synthesis and implementation tools, physical design environments

While both roles require HDL knowledge and work within VLSI teams, the Vlsi Design Verification Engineer primarily focuses on testing and validating designs, whereas the Vlsi Design Engineer is responsible for creating and implementing the actual chip designs.

Are Vlsi Design Verification Engineers in demand?

Vlsi Design Verification Engineers are in high demand due to the growth of semiconductor and electronics industries, requiring expertise in hardware description languages like Verilog and SystemVerilog. The role often involves working with simulation tools and verification methodologies such as UVM, and demand is strong in regions with advanced chip manufacturing and design centers.

What are popular job titles related to Vlsi Design Verification Engineer jobs in Raleigh, NC?

For Vlsi Design Verification Engineer jobs in Raleigh, NC, the most frequently searched job titles are:

What job categories do people searching Vlsi Design Verification Engineer jobs in Raleigh, NC look for?

The top searched job categories for Vlsi Design Verification Engineer jobs in Raleigh, NC are:

What cities near Raleigh, NC are hiring for Vlsi Design Verification Engineer jobs?

Cities near Raleigh, NC with the most Vlsi Design Verification Engineer job openings:

Infographic showing various Vlsi Design Verification Engineer job openings in Raleigh, NC as of September 2026, with employment types broken down into 1% Internship, 83% Full Time, 10% Part Time, and 6% Contract. Highlights an 77% Physical, 4% Hybrid, and 19% Remote job distribution, with an average salary of $144,977 per year, or $69.7 per hour.

Senior ASIC Verification Engineer

Durham, NC • Hybrid

Hewlett Packard Enterprise
IT Services • 10K+ employees

Full-time

Re-posted 10 hours ago


Hewlett Packard Enterprise rating

8.8

Company rating: 8.8 out of 10

Based on 28 frontline employees who took The Breakroom Quiz


Job description

Senior ASIC Verification EngineerThis role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

This is a Hybrid role based in Durham, NC with an expectation that you'll be in the office 2 days per week. US Citizenship Preferred.

HPE Networking is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. At HPE Networking Silicon group, we push the boundaries of what is possible in a piece of silicon die. We build cutting edge networking chips used to build our world-class routers and switches.

Bring your passion and there are no boundaries to what you can accomplish here. We are like a start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips.

As part of our fast-paced silicon group, you will become an expert in building high-speed ASICs, from specifications to final netlist. We give you opportunities to work on complex modules and subsystems where you can challenge yourself and grow.

Open communications, empowerment, innovation, teamwork, and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements, and rewards.

Position Summary

We are seeking a highly motivated ASIC Verification Engineer to join our networking silicon development team.

Key Responsibilities:

  • Own and drive block-level or subsystem verification efforts, from creating test plans to achieving comprehensive coverage closure.
  • Develop, enhance, and maintain advanced UVM verification environments, including agents, sequences, scoreboards, virtual sequences, and register models.
  • Perform constraint-driven random testing, debug complex SoC designs, and ensure functional coverage and assertion goals are met.
  • Analyze simulation results using industry-leading simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and debug waveforms to validate design functionality.
  • Collaborate with cross-functional teams to identify and resolve issues, ensuring high-quality ASIC/SoC deliverables.

Required Skills and Qualifications:

  • 7+ years of experience in ASIC/SoC verification with a proven track record of owning verification from test plan to coverage closure.
  • Strong expertise in SystemVerilog and UVM methodology, including developing environments from scratch.
  • Deep understanding of randomization, constraints, functional coverage, and assertions (SVA).
  • Hands-on experience in test planning, coverage analysis, and debugging of complex SoC designs.
  • Proficiency with industry-standard simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and waveform debugging.

Preferred Skills and Experience:

  • Experience verifying networking ASICs or router datapath/control blocks, such as packet processing, forwarding engines, or fabric interfaces.
  • Familiarity with high-speed interconnects, buffers, or scheduling pipelines in large networking SoCs.
  • Exposure to emulation environments, hardware acceleration, or traffic-model integration.
  • Knowledge of coverage analytics, regression dashboards, and continuous-integration flows (e.g., Jenkins).
  • Understanding of low-power (UPF) or formal verification methodologies.
  • Own and drive block-level/subsystem/FullChip verification efforts, from creating test plans to achieving comprehensive coverage closure
  • Experience with post-silicon bring-up and debug is a plus.
  • Familiarity with emulation environments and debug flows is desirable.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#unitedstates

Job:

Engineering

Job Level:

TCP_04"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 135,000 - 310,500 in North Carolina
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

Recruitment Fraud Alert

We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.

All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual's own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.


What Hewlett Packard Enterprise employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom