1

Urgently Hiring Mask Layout Design Engineer Jobs

Analog Layout Design Engineer

Cupertino, CA · On-site

$249K/yr

Analog Layout Design Engineer We are currently looking for an Analog Layout Design Engineer for an onsite position in California with one of our clients. Based on your background, I wanted to reach ...

New

As an AMR Layout Design Engineer will be responsible for the engineering design and deployment of AMR systems at customer facilities, validating and ensuring the systems as installed are safe and in ...

As an AMR Layout Design Engineer will be responsible for the engineering design and deployment of AMR systems at customer facilities, validating and ensuring the systems as installed are safe and in ...

Analog Layout Design Engineer

Arizona, LA · On-site +1

$193K/yr

Analog Layout Design Engineer (Contract Position) Location: Remote | Headquarters: Tempe, Arizona, USA Company: Alphacore Inc. About Us Alphacore Inc. is a fast-growing innovator in high-performance ...

Analog Layout Design Engineer

Tempe, AZ · On-site

$193K/yr

Analog Layout Design Engineer (Contract Position) Location: Remote | Headquarters: Tempe, Arizona, USA Company: Alphacore Inc. About Us Alphacore Inc. is a fast-growing innovator in high-performance ...

We are seeking an experienced Senior Analog/Mixed-Signal Layout Design Engineer to help develop the next generation of high-performance focal-plane array readout integrated circuits (ROICs). These ...

Good Understanding of deep sub-micron layout techniques and issues in CMOS process technology nodes ... Mask Design team lead for the client engagement - Interface with the Circuit Design team at Onsite ...

The Role and Impact Intel is seeking a passionate and skilled Analog Layout Design Engineer to join ... We do not charge any fees during our hiring process. Candidates should never be required to pay ...

The Role and Impact Intel is seeking a passionate and skilled Analog Layout Design Engineer to join ... We do not charge any fees during our hiring process. Candidates should never be required to pay ...

next page

Showing results 1-20

Urgently Hiring Mask Layout Design Engineer information

See salary details

$45K

$120.8K

$185.5K

How much do urgently hiring mask layout design engineer jobs pay per year?

As of Jul 5, 2026, the average yearly pay for urgently hiring mask layout design engineer in the United States is $120,849.00, according to ZipRecruiter salary data. Most workers in this role earn between $90,000.00 and $144,000.00 per year, depending on experience, location, and employer.
More about Urgently Hiring Mask Layout Design Engineer jobs
What cities are hiring for Urgently Hiring Mask Layout Design Engineer jobs? Cities with the most Urgently Hiring Mask Layout Design Engineer job openings:
What are the most commonly searched types of Mask Layout Design Engineer jobs? The most popular types of Mask Layout Design Engineer jobs are:
What states have the most Urgently Hiring Mask Layout Design Engineer jobs? States with the most job openings for Urgently Hiring Mask Layout Design Engineer jobs include:
What job categories do people searching Urgently Hiring Mask Layout Design Engineer jobs look for? The top searched job categories for Urgently Hiring Mask Layout Design Engineer jobs are:
Infographic showing various Urgently Hiring Mask Layout Design Engineer job openings in the United States as of June 2026, with employment types broken down into 99% Full Time, and 1% Part Time. Highlights an 100% Physical job distribution, with an average salary of $120,849 per year, or $58.1 per hour.
Analog Layout Design Engineer

Analog Layout Design Engineer

Apton Inc

Cupertino, CA • On-site

$249K/yr

Other

Posted 2 days ago


Job description

Analog Layout Design Engineer

We are currently looking for an Analog Layout Design Engineer for an onsite position in California with one of our clients. Based on your background, I wanted to reach out regarding this opportunity.

Key Requirements:

  • Minimum 6+ years of experience in Analog Layout Design.
  • Experience developing and leading complex IC layouts for high-speed applications in advanced CMOS FinFET technologies (7nm and below) at both block and chip levels.
  • Thorough knowledge of industry-standard EDA tools such as Cadence, Mentor, and Synopsys.
  • Experience with layout of high-performance analog mixed-signal blocks, including Transceivers, CMOS Drivers, High-Speed Data Converters, and PLLs.
  • Expertise in floor planning, block-level routing, and top-level chip assembly.
  • Knowledge of advanced layout techniques, including floor planning, layer generation, thermal-aware layout design, and electro-migration considerations.