1

Telecommute Asic Rtl Design Engineer Jobs in Bridgeport, CT

Sr. Automation Test Engineer

Wilton, CT ยท Hybrid

$47.75 - $63/hr

Design and implement automation frameworks to support complex applications that can be tailored to ... Local telecommuting permitted up to 2 days per week. JOB REQUIREMENTS: Requires a Bachelor's degree ...

Electrical Engineer II

Danbury, CT ยท Hybrid

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Job Summary The Electrical Engineer II supports the design, development, modification, and analysis ... RTL development, simulation, synthesis, implementation, timing closure, integration, and lab debug.

Electrical Engineer II

Danbury, CT ยท On-site

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Job Summary The Electrical Engineer II supports the design, development, modification, and analysis ... RTL development, simulation, synthesis, implementation, timing closure, integration, and lab debug.

Electrical Engineer II

Danbury, CT ยท On-site

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Job Summary The Electrical Engineer II supports the design, development, modification, and analysis ... RTL development, simulation, synthesis, implementation, timing closure, integration, and lab debug.

Sr. Software QA Engineer

Shelton, CT ยท On-site

$125K - $130K/yr

Telecommuting permitted. REQUIREMENTS: Masters's degree in Applied Computer Science, Computer ... Using CAD bill of material export formats (Altium, SolidWorks, Pro-E, OrCad, and MicroStation) as ...

Sr. Software QA Engineer

Shelton, CT ยท On-site

$125.63 - $130/hr

Telecommuting permitted. REQUIREMENTS: * Masters's degree in Applied Computer Science, Computer ... Using CAD bill of material export formats (Altium, SolidWorks, Pro-E, OrCad, and MicroStation) as ...

Mgr II- Eng Sys

Greenlawn, NY ยท On-site

$153K - $260K/yr

BAE Systems is seeking a Systems Engineering Manager within our Command, Control, Communications ... Technical responsibilities include system architecture development/review, design reviews ...

Eng Prin - Log

Greenlawn, NY ยท On-site

$126K - $214K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

... Support (ILS/IPS) Engineering lead to fill a key role on advanced electronic systems design ... and Telecommuting. We also have an employee assistance program, a legal plan, and other perks ...

Senior Camp Manager

Westport, CT ยท On-site +1

$80K - $90K/yr

  • Medical

  • PTO

Design and execute systems that support site-specific customization while maintaining program ... Collaborate with subject matter experts in medical, programming, and mental health to ensure ...

next page

Showing results 1-20

Telecommute Asic Rtl Design Engineer information

See Bridgeport, CT salary details

$95.6K

$152.7K

$205.4K

How much do telecommute asic rtl design engineer jobs pay per year?

As of Aug 18, 2026, the average yearly pay for telecommute asic rtl design engineer in Bridgeport, CT is $152,714.00, according to ZipRecruiter salary data. Most workers in this role earn between $133,700.00 and $183,000.00 per year, depending on experience, location, and employer.

What is a telecommute ASIC RTL design engineer?

A Telecommute ASIC RTL Design Engineer is a professional who specializes in designing digital circuits at the Register Transfer Level (RTL) for Application-Specific Integrated Circuits (ASICs), while working remotely. They use hardware description languages like Verilog or VHDL to create and verify circuit designs tailored to specific applications. Their responsibilities often include developing, simulating, and optimizing digital logic, collaborating with cross-functional teams, and ensuring that the final silicon meets design specifications. Since the role is telecommute, all work is performed from a remote location using digital communication and collaboration tools.

What are the key skills and qualifications needed to thrive as a telecommute ASIC RTL design engineer?

To thrive as a Telecommute ASIC RTL Design Engineer, you need a strong background in digital logic design, proficiency in hardware description languages like Verilog or VHDL, and typically a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, as well as experience with simulation, synthesis, and debugging environments, is essential. Strong problem-solving abilities, attention to detail, and effective communication skills are crucial for collaborating remotely and ensuring design accuracy. These skills are vital to deliver complex, high-performance ASICs on schedule while working efficiently in a remote setting.

What are some common challenges faced by telecommute ASIC RTL design engineers, and how can they be addressed?

Telecommute ASIC RTL Design Engineers often face challenges like coordinating effectively with remote teams, ensuring version control integrity, and maintaining clear communication on project specifications. These challenges can be mitigated by utilizing robust collaboration tools, adhering to standardized documentation practices, and scheduling regular virtual meetings for design reviews. Additionally, staying proactive in seeking feedback and clarifying requirements helps ensure alignment and prevents costly design iterations.

What is the difference between Telecommute Asic Rtl Design Engineer vs Telecommute Digital IC Design Engineer?

AspectTelecommute Asic Rtl Design EngineerTelecommute Digital IC Design Engineer
CredentialsBachelor's or Master's in Electrical Engineering or Computer Engineering; experience with RTL codingBachelor's or Master's in Electrical Engineering or Computer Engineering; experience with digital circuit design
Work EnvironmentRemote, primarily designing RTL code for ASICsRemote, focusing on digital IC architecture and design
Industry UsageCommon in semiconductor and electronics companies

Both roles often require similar educational backgrounds and work remotely in the semiconductor industry. The main difference lies in their focus: RTL Design Engineers concentrate on writing RTL code for ASICs, while Digital IC Design Engineers work on broader digital circuit architecture. Candidates should choose based on their specific skills and career interests in digital design or RTL coding.

Senior FPGA Design Engineer

Hirekeyz Inc

Yorktown Heights, NY โ€ข Remote

$125K - $173K/yr

Contractor

Re-posted 28 days ago


Job description

Role: Senior FPGA Design Engineer

Location: Remote

Duration: 12+ Months Contract

Job Summary:

Research team has a need for an Electrical Engineer highly experienced in the design and implementation of complex functions and solutions in FPGAs. Candidates must have an extensive knowledge of Verilog or VHDL;  they must possess the skills and experience customizing and integrating third-party IP, executing timing driven synthesis, running simulations, and performing design validation. Strong candidates will have design experience or a proficient understanding of the PCIe or Interlaken interface standards. Knowledge and fluency designing Xilinx FPGAs using the Vivado Design Suite is highly desirable.

  

Job Duties:

  • Job Duty 1 – Design (and implement) PCIe-to-Interlaken section of the Host FPGA Data Path. Interlaken is IP licensed from third-party.
  • Job Duty 2 -  Work with ASIC team to implement Host FPGA Interlaken interface to the ASIC’s Interlaken interface.
  • Job Duty 3 -  Work with Software team and Electronics Design team to test and verify functionality of entire data path from the Front-end Host to the Interlaken interface on the Host FPGA.
  • Job Duty 4 – Validate full data path between the Front-end Host and the ASIC S-Tree is functioning as designed.
  • Job Duty 5 – Optimize design for performance improvements.
  • Job Duty 6 – Write technical documentation describing FPGA architecture, its functional blocks and the data flow to and from the Host and ASIC.

Basic Skills, clearances and other elements required, in order of importance, and number of years’ experience, where applicable,  in each skill:

  • Bachelor’s or Master’s degree in Electrical Engineering.
  • Minimum of 10 years’ experience.
  • Design an FPGA based on functionality requirements and third-party IP for standardized interfaces; Implement design in Verilog or VHDL, synthesize FPGA, achieve timing closure, debug FPGA’s functionality in the system. (10 years).
  • Understanding of PCIe and how the interface works; Understanding of Interlaken and how the interface works.  (5 years).
  • Experience working with high-speed serial communication protocols.  Working with interfaces and logic blocks in different clock domains.  Design of clock trees for high-speed serial protocols. (10 years).
  • Design data structures and control mechanisms for transferring high-speed serial data between two protocols in different clock domains, i.e., queueing and/or buffer management.  (10 years).
  • Ability to work other design team which will interface with the FPGA or run Software using the FPGA logic.  Build a collaborative relationship with other team members..
  • Good communication skills, both written and verbal.
  • Demonstrated success working on a complex, tightly scheduled next-generation design where others depend on your work to progress.
  • Familiarity with Linux. 
  • Experience writing Python scripts.
  • Other: Show initiative by reading data sheets, specifications and other technical documentation.

 

Other Skills Desired, Years in each skill, where applicable:

  • Experience working with remote team members.
  • Exhibit eagerness to shorten learning curve and engage team members early.