1

System Verification Engineer Jobs (NOW HIRING)

About the Role As a Sr. Debug Design Verification Engineer , you will be responsible for Design for ... Using system full application to verify performance and identify short falls. Key Responsibilities:

Design Verification Engineer

Austin, TX

$134.80K - $164.50K/yr

Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and nationwide. Opportunities span ...

Design Verification Engineer

Austin, TX

$134.80K - $164.50K/yr

Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and nationwide. Opportunities span ...

Design Verification Engineer

Austin, TX · Hybrid

$134.80K - $164.50K/yr

As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities * Triage regression failures and ...

Verification Engineer

Santa Clara, CA

$160.70K/yr

You will thrive by demonstrating your expertise with low-level programming of complex computer systems in C/C++/assembly. * Being already familiar asic verification environments such as UVM and ...

Verification Engineer

Saratoga, CA · On-site

$195K - $265K/yr

Eridu is working with best-in-class supply chain partners including silicon, packaging and systems ... Engineering, or related field. * Experience: A MINIMUM of 8-15 years in ASIC verification in the ...

Verification Engineer

San Jose, CA · On-site

$141.30K - $226K/yr

... UVM, System Verilog, RTL design and verification • Proven expertise in defining block and sub ... Engineering, Computer Science or related degree and 12+ years of proven experience in SoC/ASIC ...

Verification Engineer (Remote)

Campbell, CA · On-site

$157.40K/yr

Staff Verification Engineer Office Located in Campbell, CA ( 100 % remote considered) Duration ... Expertise is UVM and System Verilog is mandatory. Expertise in functional coverage flows, property ...

Principal Verification Engineer

Dallas, TX · On-site

$127.80K/yr

The Principal Verification Engineer will be responsible for architecting and creating verification environments using System-Verilog and Universal Verification Methodology (UVM) IPs and SoCs with ...

The NVIDIA System-On-Chip (SOC) group is looking for an experienced ASIC Verification Engineer! In this position you will have the chance to create a high-level and broad impact at NVIDIA working on ...

UVM SYSTEMVERILOG VERIFICATION ENGINEER

Warren, NJ · On-site +1

$140.60K/yr

Perform functional, system-level, and regression testing for digital hardware components. * Create ... Engineering, or related fields. * 10 years of experience in UVM-based verification of FPGA systems.

Staff Verification Engineer

Santa Clara, CA · On-site

$159.70K/yr

The Verification Engineer will ensure the fidelity of new highly configurable cores and other ... They will need to understand the component parts of the system, create test plans and unit test ...

next page

Showing results 1-20

System Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do system verification engineer jobs pay per year?

As of Jun 3, 2026, the average yearly pay for system verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a System Verification Engineer, and why are they important?

To thrive as a System Verification Engineer, you need a solid background in electronics, computer engineering, or a related field, with strong knowledge of system-level testing and verification methodologies. Familiarity with verification tools such as UVM, SystemVerilog, simulation environments, and scripting languages like Python or TCL is typically required. Attention to detail, problem-solving abilities, and effective communication skills help engineers identify issues, collaborate with design teams, and document findings clearly. These skills ensure that complex systems meet functional requirements, perform reliably, and are delivered with minimal defects.

What are some common challenges faced by System Verification Engineers when testing complex systems?

System Verification Engineers often encounter challenges such as managing the integration of multiple subsystems, identifying hard-to-reproduce bugs, and ensuring test coverage across a wide range of scenarios. Balancing thorough testing with tight project deadlines can also be demanding. Effective communication with development teams is crucial to clarify requirements and address issues quickly, making collaboration and adaptability essential skills in this role.

What does a System Verification Engineer do?

A System Verification Engineer is responsible for testing and validating complex hardware and software systems to ensure they meet design specifications and function correctly. They create and execute test plans, develop automated test scripts, and analyze test results to identify any issues or bugs. Their work is crucial in detecting errors early in the development cycle, which helps improve system reliability and performance. System Verification Engineers often collaborate closely with development, design, and quality assurance teams throughout the product lifecycle.
More about System Verification Engineer jobs
What states have the most System Verification Engineer jobs? States with the most job openings for System Verification Engineer jobs include:
Infographic showing various System Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 98% Full Time, and 2% Contract. Highlights an 93% Physical, 2% Hybrid, and 5% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.
SOC Verification and Methodology Engineer

SOC Verification and Methodology Engineer

Qualcomm

San Diego, CA • On-site

$144.40K/yr

Full-time

Posted 9 days ago


Qualcomm rating

9.6

Company rating: 9.6 out of 10

Based on 5 frontline employees who took The Breakroom Quiz

4th of 185 rated software companies


Job description

Company:
Qualcomm Technologies, Inc.
Job Area:
Engineering Group, Engineering Group > ASICS Engineering
General Summary:
Job Description
Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.
We are looking for ASIC Design Verification Engineers with strong CPU, ASIC design and verification fundamentals and drive to innovate new solutions. This position under Qualcomm's Global SOC organization offers the rare opportunity to have real impact in shaping 5G product lines ranging from low power Snapdragon chips to the growing field of Machine Learning (AI/ML) and to Autonomous driving. We have crafted a team of exceptional engineers stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future.
Job Overview
Qualcomm SoC HW team is responsible for developing and delivering best in class premium tier smartphone SoC solutions which are setting benchmarks in the whole industry. As an SOC Verification and Methodology Engineer, you will be responsible for ensuring the quality and functionality of System-on-Chip (SOC) designs through comprehensive verification processes. You will develop and implement verification methodologies, create test plans, and execute verification tests to identify and resolve design issues. In this role of Design Verification Engineer, you will be using advanced state of the art tools, verification techniques and methodologies to verify varied design IPs in addition to system-level integration validation aspects.
Key Responsibilities:
  • Develop Verification Plans: Understand design specifications and define the verification scope. Develop detailed test plans and verification infrastructure.
  • Execute Verification Tests: Implement and Execute verification test cases and debug complex issues. Implement and analyze System Verilog assertions and coverage (code, toggle, functional).
  • Collaborate with Teams: Work closely with architects, designers, and pre and post-silicon verification teams to accomplish tasks.
  • Innovate Solutions: Develop innovative solutions to verification challenges with minimal guidance. Ramp-up on new verification tools and methodologies. Explore innovative DV methodologies to continuously push the quality and efficiency of test benches.
  • Adhere to Standards: Maintain quality standards and best practices in test and verification processes.
  • Successful candidates will be required to collaborate with worldwide design, verification, silicon, and architecture teams to achieve all project goals. Hence, we are looking for candidates with strong communication skills.

Qualifications
  • Bachelor's degree in Science, Engineering, or related field
  • Good understanding of SystemVerilog/UVM based verification skills & experience with assertion & coverage-based verification methodology
  • Experience in handling verification from Test planning to Tapeout for large-size HW Design

Preferred Qualifications
  • Master's degree in Science, Engineering, or related field
  • 3+ years industry experience with below skillset:
  • Knowledge of SOC architecture, CPU architecture (ARM knowledge is helpful), DSP, AMBA Bus, DDR, GPU, Multimedia etc.
  • Exposure to ARM SBSA (Server Base System Architecture)
  • Experience with heterogenous multi-die system verification
  • Experience with D2D interfaces (e.g., UCIe, CXL) verification
  • Experience with pre-silicon emulation platform-based verification
  • Knowledge of Power design, architecture, and verification requirements
  • Displays a passion for debugging and strong problem-solving abilities
  • Experience with scripting languages such as Perl, Python is a plus
  • Assertion coding and converging on Formal tools, is a plus

Minimum Qualifications:
• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field.
Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
Pay range and Other Compensation & Benefits:
$115,600.00 - $173,400.00
The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer - and you can review more details about our US benefits at this link.
If you would like more information about this role, please contact Qualcomm Careers.

Qualcomm logo

About Qualcomm

Sourced by ZipRecruiter

Qualcomm is enabling a world where everyone and everything can be intelligently connected. You interact with products and technologies made possible by Qualcomm every day, including 5G-enabled smartphones that double as pro-level cameras and gaming devices, smarter vehicles and cities, and the technology behind the smart, connected factories that manufactured your latest purchase. Our powerful connectivity solutions keep you connected—even in remote areas. Qualcomm 5G and AI innovations are the power behind the connected intelligent edge. You’ll find our technologies behind and inside the innovations that deliver significant value across multiple industries and to billions of people every day.

Industry

Technology, communication and media

Company size

10,000+ Employees

Headquarters location

San Diego, CA, US

Year founded

1985