ZipRecruiter

Log In

1

Sta Static Timing Analysis Engineer Jobs in Massachusetts

Apple

RTL Design Engineer

Waltham, MA

$116K - $203K/yr

This is an excellent opportunity to gain valuable experience in software methods and analysis ... static timing and DFT Proven knowledge of SystemVerilog assertions, checkers, and other design ...

Apple

RTL Design Engineer

Waltham, MA

$165K - $292K/yr

This is an excellent opportunity to gain valuable experience in software methods and analysis ... static timing and DFT Proven knowledge of SystemVerilog assertions, checkers, and other design ...

FORT Robotics

Embedded Software Engineer II

Boston, MA

$125K - $150K/yr

... timing analysis. * Bare-Metal and Drivers: Write low-level peripheral drivers and board support ... Familiarity with static analysis, MISRA C, or other coding standards used in safety-critical ...

Lightmatter

Sr. Staff Physical Design Engineer

Boston, MA · On-site

$147K - $152K/yr

... STA signoff, review constraints, debug timing reports and implement ecos * Drive power analysis and ... Bachelor's in Electrical Engineering or Computer Engineering * 12+ years of industry experience ...

Zenith services

Test Engineer - Electrical

Boston, MA · On-site

Signal integrity and timing analysis * Noise, grounding * Troubleshoot complex issues involving ... Design engineers (EE, ME, firmware, systems) * Manufacturing Tester Development & Integration

Textron

Structural Analyst II/lll

Wilmington, MA · On-site

The Structural Engineering Analyst will be responsible for performing structural analysis and ... analysis reports. Responsibilities * Serve as a structural analyst performing static and dynamic ...

Textron

Structural Analyst II/lll

Wilmington, MA · On-site

The Structural Engineering Analyst will be responsible for performing structural analysis and ... analysis reports. Responsibilities * Serve as a structural analyst performing static and dynamic ...

Nvidia

Senior Physical Design Engineer

Westford, MA · On-site

NVIDIA is looking for best-in-class Senior Physical Design Engineers to join our outstanding ... Already a validated strong power user of P&R, Timing Analysis, Physical Verification, IR Drop ...

Textron

Structural Analyst II/lll

Wilmington, MA

The Structural Engineering Analyst will be responsible for performing structural analysis and ... analysis reports. Responsibilities * Serve as a structural analyst performing static and dynamic ...

previous pagenext page

Showing results 21-40

All JobsSta Static Timing Analysis Engineer JobsSta Static Timing Analysis Engineer Jobs in Massachusetts

Sta Static Timing Analysis Engineer information

What is a STA static timing analysis engineer?

STA (Static Timing Analysis) Engineers are specialists in the semiconductor industry who analyze and verify the timing performance of digital circuits without requiring dynamic simulation. They use specialized software tools to ensure that signal transitions occur within required time constraints, preventing issues like data corruption or circuit malfunction. Their work is crucial in the design and validation stages of integrated circuits (ICs), helping to guarantee that chips will function reliably at specified speeds and under different conditions.

What are the key skills and qualifications needed to thrive as a STA static timing analysis engineer?

To thrive as a Static Timing Analysis Engineer, you need a solid background in digital circuit design, timing concepts, and typically a degree in electrical or computer engineering. Proficiency with EDA tools such as Synopsys PrimeTime, Cadence Tempus, and scripting languages like TCL or Perl is essential. Strong problem-solving abilities, attention to detail, and effective communication skills set top performers apart in this role. These competencies ensure accurate timing verification, efficient collaboration, and successful delivery of complex semiconductor projects.

What are some common challenges faced by STA static timing analysis engineers during project cycles?

STA Static Timing Analysis Engineers often encounter challenges related to tight project deadlines and complex design specifications. Balancing multiple design corners, managing timing closure for increasingly smaller technology nodes, and coordinating with physical design, synthesis, and verification teams are key hurdles. Additionally, staying updated with evolving EDA tools and methodologies is essential to ensure accurate analysis. Effective communication and troubleshooting skills are critical to resolve timing violations and deliver high-quality silicon on schedule.

What are popular job titles related to Sta Static Timing Analysis Engineer jobs in Massachusetts?

For Sta Static Timing Analysis Engineer jobs in Massachusetts, the most frequently searched job titles are:

What job categories do people searching Sta Static Timing Analysis Engineer jobs in Massachusetts look for?

The top searched job categories for Sta Static Timing Analysis Engineer jobs in Massachusetts are:

What cities in Massachusetts are hiring for Sta Static Timing Analysis Engineer jobs?

Cities in Massachusetts with the most Sta Static Timing Analysis Engineer job openings:

Sta Static Timing Analysis Engineer jobs near you

ASIC and Logic Design Engineering Manager (Compute Test, North Reading)

Teradyne

Reading, MA • On-site

$155K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Posted 7 days ago

Key responsibilities

  • Lead multiple FPGA or digital IP development projects, including planning, tracking, and oversight.

  • Contribute to FPGA implementation and provide technical support for hardware sustaining issues.

  • Manage a team of 4-6 engineers by setting goals, coaching, and ensuring timely project delivery.

Job description

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!
We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.
Our PurposeTERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.
We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team - one that makes better decisions, drives innovation and delivers better business results.Opportunity OverviewThe Logic Design Manager is responsible for leading a team of developers in designing and verifying FPGA's for Teradyne Compute Test Division's next generation products. In this role you will lead a team of ~4-6 engineers in a fast-paced environment to help the organization meet key business needs. Requires close collaboration with the other FPGA design and verification managers and with other engineering disciplines including mixed signal ASIC design, circuit board design, software and systems engineering to specify and implement new products. You should have hands-on experience with complex FPGA (and preferably digital ASIC) SOC designs for real-world products. You also should have a proven track record of managing engineering teams toward timely deliverables and successful project completion.
  • Lead multiple simultaneous (typically 2-3) FPGA or digital IP development projects.
  • Typically includes oversight of some remote resources.
  • Planning and tracking of project schedule and budget.
  • Manage project staffing levels including both full time and contract resources.
  • Represent the FPGA team on project core teams and at program reviews.
  • Contribute to FPGA implementation (i.e. code RTL blocks) as needed.
  • Provide technical support for HW sustaining issues.
  • Set goals, provide coaching and manage compensation of a 4-6 person team.
  • Contribute to FPGA team process improvement initiatives.
  • Collaborate with other engineering and business disciplines to ensure that FPGA and IP deliverables satisfy all product requirements.

All About YouWe seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you're ready to join us in this mission, take a closer look at the minimum criteria for the position.
  • BSEE or MSEE and 12+ years of relevant experience in Digital FPGA design and integration (Digital ASIC experience is a plus).
  • Minimum of 5 years of experience as an FPGA/ASIC project lead, driving multiple projects from concept, architecture exploration, design implementation and lab validation to production release.
  • Extensive experience coding RTL (verilog preferred).
  • Extensive experience using digital simulation tools (Cadence preferred).
  • Extensive experience using static timing analysis tools.
  • Experience designing with the following: PCIe, DDR3/4/5, AXI, ethernet, SPI, SERDES
  • Experience with either AMD or Altera FPGAs and development tools (Vivado/Quartus), preferably both.
  • Experience using digital design quality tools e.g. LINT, CDC.
  • Experience with bug tracking tools (Jira etc.)
  • Experience with source control systems (Clearcase, Git, CVS) and continuous integration.
  • Familiarity with digital verification tools and methodologies (preferably UVM).
  • Experience with project scheduling tools (e.g. Microsoft project)
  • Experience with embedded processors and digital signal processing is a plus.
  • Experience with high level programming languages (C, C++) is a plus.
  • Excellent presentation and communication skills.
  • Preferred: Experience developing hardware for automated test equipment is a plus.
  • Preferred: 2-3 years of experience as a first level manager of an engineering team.

Compensation:
The base salary range for this role is $155,500 - $ 248,700. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.
Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.
Benefits:
Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details.
#LI-KD1

Apply