1

Sta Static Timing Analysis Engineer Jobs in Florida

Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... analysis. Preferred Qualifications Proven knowledge of the ASIC design timing closure flow and ...

Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... analysis. Minimum Qualifications BS degree in technical discipline with minimum 10 years of ...

Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... in timing analysis. Minimum Qualifications Bachelors of Science in Electrical Engineering.

Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... analysis. Preferred Qualifications Proven knowledge of the ASIC design timing closure flow and ...

FPGA Engineer

Melbourne, FL

$120K - $154K/yr

Expertlevel verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... static timing, linting, and clock-domain-crossing (CDC) analyses. * Hardware Lifecycle: Handle ...

FPGA Engineer

Melbourne, FL · On-site

$120K - $154K/yr

Expert-level verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... static timing, linting, and clock-domain-crossing (CDC) analyses. * Hardware Lifecycle: Handle ...

Hardware Engineer

Melbourne, FL · On-site

$114K - $151K/yr

FPGA/Hardware Engineer Location: Melbourne, FL Duration: Full-time Overview: We are seeking an ... static timing, linting, and clock-domain crossing (CDC) analyses. DO-254 Certification: Create ...

Sr. FPGA Engineer

Melbourne, FL · On-site

$70 - $75/hr

Position: Sr. FPGA Engineer Location: Melbourne, FL - Onsite Duration: 6-12 Months+ Contract or ... static timing and power analysis, and requirements based design verification. * Prototype ...

Sr. FPGA Engineer

Melbourne, FL · On-site

$120K - $154K/yr

Sr. FPGA Engineer Melbourne, FL - Onsite Visa: Open Experience level: 5 to 10 yrs Exp Client ... static timing and power analysis, and requirements based design verification. * Prototype ...

next page

Showing results 1-20

Sta Static Timing Analysis Engineer information

What is a STA static timing analysis engineer?

STA (Static Timing Analysis) Engineers are specialists in the semiconductor industry who analyze and verify the timing performance of digital circuits without requiring dynamic simulation. They use specialized software tools to ensure that signal transitions occur within required time constraints, preventing issues like data corruption or circuit malfunction. Their work is crucial in the design and validation stages of integrated circuits (ICs), helping to guarantee that chips will function reliably at specified speeds and under different conditions.

What are the key skills and qualifications needed to thrive as a STA static timing analysis engineer?

To thrive as a Static Timing Analysis Engineer, you need a solid background in digital circuit design, timing concepts, and typically a degree in electrical or computer engineering. Proficiency with EDA tools such as Synopsys PrimeTime, Cadence Tempus, and scripting languages like TCL or Perl is essential. Strong problem-solving abilities, attention to detail, and effective communication skills set top performers apart in this role. These competencies ensure accurate timing verification, efficient collaboration, and successful delivery of complex semiconductor projects.

What are some common challenges faced by STA static timing analysis engineers during project cycles?

STA Static Timing Analysis Engineers often encounter challenges related to tight project deadlines and complex design specifications. Balancing multiple design corners, managing timing closure for increasingly smaller technology nodes, and coordinating with physical design, synthesis, and verification teams are key hurdles. Additionally, staying updated with evolving EDA tools and methodologies is essential to ensure accurate analysis. Effective communication and troubleshooting skills are critical to resolve timing violations and deliver high-quality silicon on schedule.

What are popular job titles related to Sta Static Timing Analysis Engineer jobs in Florida?

For Sta Static Timing Analysis Engineer jobs in Florida, the most frequently searched job titles are:

What job categories do people searching Sta Static Timing Analysis Engineer jobs in Florida look for?

The top searched job categories for Sta Static Timing Analysis Engineer jobs in Florida are:

What cities in Florida are hiring for Sta Static Timing Analysis Engineer jobs?

Cities in Florida with the most Sta Static Timing Analysis Engineer job openings:

Timing Design Engineer

Melbourne, FL • On-site


Apple
Computer and Electronic Product Manufacturing • 10K+ employees

8.1

Company rating: 8.1 out of 10

Based on 678 frontline employees who took The Breakroom Quiz

7th of 30 rated technology retailers

People enjoy working here

Good employer

Recommended by students


Full-time

Re-posted 7 days ago


Job description

Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other’s ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It’s the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you’ll do more than join something - you’ll add something.
Description
As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.
Preferred Qualifications
Proven knowledge of the ASIC design timing closure flow and methodology.
2+ years of experience in writing ASIC timing constraints and timing closure.
Expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues.
Hands on experience in timing/SDC constraints generation and management.
Proficient in scripting languages (Tcl and Perl).
Familiarity with synthesis, DFT and backend related methodology and tools.
Strong communication skills are a pre-requisite - you will be collaborating with many diverse groups at Apple.
The ideal candidate will be a self-starter and highly motivated to be successful at Apple.
Minimum Qualifications
Bachelors of Science in Electrical Engineering.

Apple logo

About Apple

Sourced by ZipRecruiter

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.

Industry

Computer and electronic product manufacturing

Company size

10,000+ Employees

Headquarters location

Cupertino, CA, US

Year founded

1976


What Apple employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom