1

Soc Emulation Engineer Jobs (NOW HIRING)

Senior ASIC Emulation Engineer

OR · On-site +1

$170K - $250K/yr

S. in Electrical Engineering, Computer Engineering, or related field. * 5+ years of experience in ASIC/SoC development, focused on emulation * Solid understanding of SystemVerilog, digital logic, RTL ...

Mythic's Digital Design Team is seeking a Silicon Emulation Engineer to support the development and ... Strong understanding of SoC architectures and AI accelerator design concepts * Experience with RTL ...

S. in Electrical Engineering, Computer Engineering, or related field. * 5+ years of experience in ASIC/SoC development, focused on emulation * Solid understanding of SystemVerilog, digital logic, RTL ...

S. in Electrical Engineering, Computer Engineering, or related field. * 5+ years of experience in ASIC/SoC development, focused on emulation * Solid understanding of SystemVerilog, digital logic, RTL ...

Mythic's Digital Design Team is seeking a Silicon Emulation Engineer to support the development and ... Strong understanding of SoC architectures and AI accelerator design concepts * Experience with RTL ...

S. in Electrical Engineering, Computer Engineering, or related field. * 5+ years of experience in ASIC/SoC development, focused on emulation * Solid understanding of SystemVerilog, digital logic, RTL ...

Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading technology ... Qualcomm's Emulation Team is part of the central SoC digital hardware organization responsible for ...

PST Validation Engineer

San Diego, CA · On-site

$98K - $147K/yr

Engineering Group, Engineering Group > ASICS Engineering General Summary As a leading technology ... Experience in architecting and developing test bench infrastructure for CPU/SoC emulation across ...

The Emulation team works closely with architects, designers, verification engineers, software ... SoC Functionality (CPU/DSP Core, Multimedia, IO, Peripherals, DDR, Modem, Bus Protocols) Preferred ...

Showing results 41-60

Soc Emulation Engineer information

What job categories do people searching Soc Emulation Engineer jobs look for?

The top searched job categories for Soc Emulation Engineer jobs are:

Infographic showing various Soc Emulation Engineer job openings in the United States as of August 2026, with employment types broken down into 92% Full Time, 2% Part Time, and 6% Contract. Highlights an 86% Physical, 5% Hybrid, and 9% Remote job distribution.

Senior ASIC Emulation Engineer

OR • On-site, Remote

K2 Space
Guided Missile and Space Vehicle Manufacturing • 11 - 50 employees

$170K - $250K/yr

Full-time

Medical, Dental, Vision, Life, PTO

Re-posted 8 days ago


Job description

The Role

We are seeking a Senior ASIC Emulation Engineer who will lead the bring-up, deployment, and optimization of our pre-silicon emulation platforms. You will work closely with architecture, RTL design, DFT, DV, firmware, physical design, and silicon validation teams to enable highfidelity hardware/software co-development and accelerate verification cycles. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape firstgeneration silicon and system methodology.

Responsibilities

  • Build, integrate, and maintain full-chip, multi-chips and system-level emulation models on platforms such as Palladium, ZeBu, or Veloce.
  • Define and evolve emulation strategy, methodology, and workflows across the ASIC organization.
  • Work with RTL engineers to compile, map, and optimize designs for emulation performance, capacity, and stability.
  • Develop and integrate transactors, BFMs, speed adapters, and virtualization interfaces to support diverse system use cases.
  • Support systemlevel testing in emulation by enabling full hardware/software integration, validating complex use cases, and ensuring the environment can run representative endtoend workloads.
  • Accelerate overall verification throughput by helping DV team run targeted and highvalue tests in emulation, including adapting DV content and optimizing flows to reduce simulation bottlenecks.
  • Enable firmware, bootloader, driver, and software teams by providing robust emulation platforms and assisting in HW/SW integration debug.
  • Run emulation workloads, triage failures, perform root-cause analysis, and collaborate across design and verification to resolve issues.
  • Maintain and enhance automation for compile flows, regression management, and continuous integration.
  • Participate in architecture reviews, microarchitecture discussions, and influence design-for-emulation best practices.
  • Support silicon bring-up and post-silicon validation through test reuse, diagnostics, and pre/post-silicon correlation.
  • Manage interactions with external IP providers or emulation partners when needed.

Qualifications

  • B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
  • 5+ years of experience in ASIC/SoC development, focused on emulation
  • Solid understanding of SystemVerilog, digital logic, RTL flows, DV methodologies, and ASIC development lifecycles.
  • Hands-on expertise with major emulation platforms (Palladium, ZeBu, Veloce), including model build, debug and performance optimization
  • Proficiency with scripting languages (Python, Perl, TCL) for automation and tooling.
  • Experience with hardware/software interfaces, embedded processors, firmware bring-up, and C/C++based system-level testing.
  • Familiarity with industry-standard buses and protocols such as APB/AHB/AXI, JTAG, SPI.
  • Experience driving cross-functional debug involving RTL, DV, firmware, physical design, and validation teams.
  • Understanding of pre- and post-silicon debug methodologies and correlation workflows.

Nice to Have

  • Experience with FPGA prototyping platforms (HAPS, Protium, custom FPGA boards).
  • Experience with low-power modes and power-aware emulation.
  • Experience with analog/mixed-signal behavioral models in emulation environments.
  • Experience with SERDES and high-speed data protocols such as PCIe, Ethernet, USB, or multi-gigabit PHYs.

Compensation and Benefits:

  • Base salary range for this role is $170,000 - $250,000 + equity in the company
  • Salary will be based on several factors including, but not limited to: knowledge and skills, education, and experience level
  • Comprehensive benefits package including paid time off, medical/dental/vision/ coverage, life insurance, paid parental leave, and many other perks

K2 Space logo

About K2 Space

Sourced by ZipRecruiter

Industry

Guided missile and space vehicle manufacturing

Company size

11 - 50 Employees

Headquarters location

Los Angeles, CA, US

Year founded

2022