1

Semiconductor Failure Analysis Engineer Jobs in Seattle, WA

Failure Analysis Engineer

Seattle, WA · On-site

$100K - $150K/yr

We are seeking a Failure Analysis Engineer who will work with other team members to deliver the ... range of semiconductor and package technology * Professional communication skills including ...

Manage reliability and failure analysis tests to evaluate impact on products What You Will Bring ... Demonstrated experience with semiconductor process flows including backend, WLCSP, dicing, and ...

Manage reliability and failure analysis tests to evaluate impact on products What You Will Bring ... Demonstrated experience with semiconductor process flows including backend, WLCSP, dicing, and ...

Sr. Process Integration Engineer

Seattle, WA · On-site +1

$113K - $160K/yr

Manage reliability and failure analysis tests to evaluate impact on products What You Will Bring ... Demonstrated experience with semiconductor process flows including backend, WLCSP, dicing, and ...

next page

Showing results 1-20

Semiconductor Failure Analysis Engineer information

See Seattle, WA salary details

$51.8K

$106K

$154.2K

How much do semiconductor failure analysis engineer jobs pay per year?

As of Aug 15, 2026, the average yearly pay for semiconductor failure analysis engineer in Seattle, WA is $106,040.00, according to ZipRecruiter salary data. Most workers in this role earn between $79,700.00 and $134,300.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a semiconductor failure analysis engineer?

To thrive as a Semiconductor Failure Analysis Engineer, you need a strong foundation in electrical engineering, materials science, and semiconductor device physics, typically supported by a relevant bachelor’s or advanced degree. Familiarity with tools such as Scanning Electron Microscopes (SEM), Focused Ion Beam (FIB) systems, and failure analysis software, as well as certifications like IPC-A-610, are highly advantageous. Strong analytical thinking, attention to detail, and effective communication skills help you work efficiently within multidisciplinary teams. These skills are vital for identifying, diagnosing, and resolving complex device failures to support product reliability and innovation.

What is a semiconductor failure analysis engineer?

A Semiconductor Failure Analysis Engineer identifies and analyzes defects in semiconductor devices to determine root causes of failures. They use techniques such as electron microscopy, spectroscopy, and electrical testing to diagnose issues. Their work helps improve manufacturing processes, enhance product reliability, and support quality assurance. They collaborate with design, process, and reliability engineers to recommend corrective actions. This role is critical in industries like consumer electronics, automotive, and telecommunications, where semiconductor performance is essential.

What are common daily responsibilities for a semiconductor failure analysis engineer?

A Semiconductor Failure Analysis Engineer typically investigates device failures using advanced analytical techniques such as microscopy, electrical testing, and thermal analysis. Daily tasks often include collaborating with design, manufacturing, and reliability teams, preparing detailed reports on root cause findings, and recommending corrective actions. The role involves hands-on laboratory work, data interpretation, and sometimes fielding urgent analyses to support production timelines. This dynamic environment offers variety and opportunities to directly influence improvements in product quality.

What are popular job titles related to Semiconductor Failure Analysis Engineer jobs in Seattle, WA?

For Semiconductor Failure Analysis Engineer jobs in Seattle, WA, the most frequently searched job titles are:

What job categories do people searching Semiconductor Failure Analysis Engineer jobs in Seattle, WA look for?

The top searched job categories for Semiconductor Failure Analysis Engineer jobs in Seattle, WA are:

Infographic showing various Semiconductor Failure Analysis Engineer job openings in Seattle, WA as of August 2026, with employment types broken down into 87% Full Time, and 13% Contract. Highlights an 100% In-person job distribution, with an average salary of $106,040 per year, or $51 per hour.

Failure Analysis Engineer

IOActive

Seattle, WA • On-site

$100K - $150K/yr

Full-time

Re-posted 2 days ago


Job description

OUR MISSION UNITES US
"Making the world a safer and more secure place."
It's our mission, plain and simple. It drives everything we do - from research to client work to community involvement. And it unifies our global team into an elite force with integrity, fierce passion, and relentless creativity that doesn't just "push the envelope" or "think outside the box." We shred the envelope, crush the box, and we have fun doing it. We are always looking for people who share our mission to join us.
About IOActive:
IOActive, a trusted partner for Global 1000 enterprises, provides research-fueled security services across all industries. Our cutting-edge cybersecurity teams provide highly specialized technical and programmatic services including full-stack penetration testing, program efficacy assessments, and hardware hacking. IOActive brings a unique attacker's perspective to every engagement to maximize cybersecurity investments and improve the security posture and operational resiliency of our clients. Founded in 1998, IOActive is headquartered in Seattle with global operations, including state of the art hardware hacking labs in Seattle, WA, Madrid, Spain and Cheltenham, UK.
The Seattle Silicon Lab is responsible for performing high-end security evaluations and research for our clients focusing on embedded devices. This includes systems which utilize SoCs/ICs using technology nodes between 180nm and 22nm. These chips may be used in automobiles, payment devices, mobile phones, satcom, entertainment consoles and medical devices. We are seeking a Failure Analysis Engineer who will work with other team members to deliver the highest quality results to IOActive's clients throughout the world.
Who you are:
Our experts operate at the very highest level of expertise regarding Integrated Circuit (IC) deprocessing techniques and high-resolution imaging. This requires expert knowledge and experience in areas such chemical/physical material preparation techniques and electron/ion beam imaging.
What you'll do:
  • The Failure Analysis Engineer will undertake advanced level imaging and security evaluation tasks and duties to meet customer requirements and project deadlines
  • Investigate packaged silicon devices down to transistor level
  • Document observations on physical security countermeasures encountered during deprocessing
  • Develop and optimize sophisticated, state-of-the-art deprocessing and imaging techniques
  • Research evolving deprocessing and imaging techniques, source instrumentation and integrate into an optimized lab workflow
  • Support software development efforts in creating tools to assist in reaching project goal
  • Communicate complex vulnerabilities to both technical and non-technical client staff
  • Assist research on new attack vectors, discover new vulnerabilities, create new exploitation techniques
  • Learn, develop and optimize invasive attack techniques for use in data extraction
  • Support business development efforts through the scoping of engagements

What you bring:
  • Strong technical skills with in-depth fault analysis experience across a wide range of semiconductor and package technology
  • Professional communication skills including advanced report and presentation preparation, review and delivery in a collaborative environment
  • Safety focused mindset to ensure work is completed safely and efficiently
  • Experience coordinating and performing physical delayering and image acquisition utilizing SEM/FIB technology
  • Expertise in advanced EFA principles and tooling such as Emission-based analytical tools, Laser Scanning Microscopy, and imaging tools (3D Xray, CSAM, etc.)
  • Demonstrated background in fault localization (ATE, application board, PEM, DLS, OBIRC, thermal, scan, memory)
  • Experience conducting physical analysis (mechanical, chemical, PFIB), nanoprobing, and analytical techniques (FIB, SEM, EDX) to isolate and characterize defects.
  • Experience with CAD design tools and / or Reverse Engineering Software

What We Offer
A chance to work with an industry leader in cyber security
Access to world-class technical teams and research
A high-energy, collaborative team that values innovation
This is a full time in lab role working with some of the brightest minds in cyber security
Opportunities for travel
Competitive compensation and performance-based incentives, total comp range $100,000 - $150,000 depending on experience
If this sounds like your kind of challenge, we'd love to hear from you. Let's talk!
Why IOActive:
We have over 25 years of experience that's established and stable; yet high-growth with the energy, passion and dynamic work environment of a startup. We are renowned for our innovation and thought leadership within our high-profile, cutting edge space. We're one of "the good guys" doing crazy cool stuff to thwart bad guys in a critically important business, social and political arena. Our work is great fun with great importance. Above all else, we value our people and our customers. Relationships matter.
IOActive is an equal opportunity employer that is committed to diversity and inclusion in the workplace. We prohibit discrimination and harassment of any kind based on race, color, sex, religion, sexual orientation, national origin, disability, genetic information, pregnancy, or any other protected characteristic as outlined by federal, state, or local laws.
This policy applies to all employment practices within our organization, including hiring, recruiting, promotion, termination, layoff, recall, leave of absence, compensation, benefits, training, and apprenticeship. IOActive makes hiring decisions based solely on qualifications, merit, and business needs at the time.