ZipRecruiter

Log In

1

Rtl Developer Jobs (NOW HIRING)

SWITS DIGITAL Private Limited

Lead RTL Engineer

Austin, TX · On-site

$101K - $133K/yr

Lead RTL Engineer Location: Austin, TX (Onsite) Key Skills * RTL Lead experience * Processor/CPU Design * Microarchitecture and Architecture Ownership Responsibilities * Translate architecture ...

Mythic

RTL Design Engineer

Austin, TX · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.

Mythic

RTL Design Engineer

Austin, TX · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.

Mythic

RTL Design Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.

Mythic

RTL Design Engineer

Austin, TX · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.

Mythic

RTL Design Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.

Mythic

RTL Design Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.

IBA Infotech Inc.

RTL Design Engineer

Santa Clara, CA · On-site

Role: (RTL) Design Engineer Location: Santa Clara, CA (Hybrid negotiable) Interview: Phone/Skype We're looking for a seasoned RTL engineer with 7+ years of experience in #RTLDesign #Verilog #VLSI ...

IBA Infotech Inc.

RTL Design Engineer

Santa Clara, CA · Hybrid

Role: (RTL) Design Engineer Location: Santa Clara, CA (Hybrid negotiable) Interview: Phone/Skype We're looking for a seasoned RTL engineer with 7+ years of experience in #RTLDesign #Verilog #VLSI ...

Mythic

Senior RTL Design Engineer

Austin, TX · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Mythic

Senior RTL Design Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Mythic

Senior RTL Design Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Mythic

Senior RTL Design Engineer

Austin, TX · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Mythic

Senior RTL Design Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Mythic

Senior RTL Design Engineer

Austin, TX

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Apple

CPU Microarchitect/RTL Engineer

Austin, TX · On-site

We are looking for an engineer to architect and develop RTL for next generation CPUs. Description As a RTL Engineer, you will participate in the following: • Microarchitecture development and ...

Micron Technology, Inc

SR RTL DESIGN

Boise, ID · On-site

Job Summary At Micron Technology, we are looking for a Senior RTL Engineer to build and develop DRAM digital and mixed‑signal blocks for advanced memory products. In this role, you will support the ...

next page

Showing results 1-20

All JobsTechnology JobsSoftware JobsSoftware Developer JobsRtl Developer Jobs

Rtl Developer information

See salary details

$17

$52

$81

How much do rtl developer jobs pay per hour?

As of Sep 11, 2026, the average hourly pay for rtl developer in the United States is $52.84, according to ZipRecruiter salary data. Most workers in this role earn between $40.38 and $64.66 per hour, depending on experience, location, and employer.

What is an RTL developer?

RTL Developers are engineers who specialize in creating Register Transfer Level (RTL) designs, which describe the operation of digital circuits at the data flow and register-transfer level. They use hardware description languages like Verilog or VHDL to model and simulate the behavior of digital systems such as CPUs, ASICs, or FPGAs. RTL Developers play a crucial role in chip development, translating system requirements into efficient, testable hardware implementations.

What are the key skills and qualifications needed to thrive as an RTL developer, and why are they important?

To thrive as an RTL Developer, you need strong skills in digital design, hardware description languages (such as Verilog or VHDL), and a solid understanding of computer architecture, typically supported by a degree in electrical or computer engineering. Expertise in simulation and synthesis tools like ModelSim, Synopsys, or Xilinx Vivado, as well as familiarity with version control systems, is essential. Analytical thinking, attention to detail, and effective communication are crucial soft skills for collaborating with cross-functional engineering teams. These abilities ensure the reliable design and verification of complex digital systems, meeting project requirements and industry standards.

What are some common challenges RTL developers face when collaborating with hardware and software teams?

RTL Developers often work closely with both hardware and software teams to ensure the digital designs they create integrate seamlessly into larger systems. A common challenge is aligning the design specifications with evolving requirements from these teams, which may require frequent communication and iterative updates. Debugging and verifying the RTL code to match both hardware constraints and software functionality can also be complex, requiring strong problem-solving skills and effective teamwork. Being proactive in communication and documentation helps to bridge gaps and ensures a smoother development cycle.

What cities are hiring for Rtl Developer jobs?

Cities with the most Rtl Developer job openings:

What states have the most Rtl Developer jobs?

States with the most job openings for Rtl Developer jobs include:

What are popular job titles related to Rtl Developer jobs?

For Rtl Developer jobs, the most frequently searched job titles are:

Infographic showing various Rtl Developer job openings in the United States as of September 2026, with employment types broken down into 87% Full Time, 3% Part Time, and 10% Contract. Highlights an 79% Physical, 4% Hybrid, and 17% Remote job distribution, with an average salary of $109,905 per year, or $52.8 per hour.

Lead RTL Engineer

Austin, TX • On-site

SWITS DIGITAL Private Limited
See more jobs at SWITS DIGITAL Private Limitedexternal

$101K - $133K/yr

Full-time

Re-posted 3 days ago

Job description

Lead RTL Engineer
Location: Austin, TX (Onsite)
Key Skills
  • RTL Lead experience
  • Processor/CPU Design
  • Microarchitecture and Architecture Ownership
Responsibilities
  • Translate architecture specifications into synthesizable SystemVerilog.
  • Own RTL coding standards, linting rules, and design methodology.
  • Lead a team of 5 to 7 RTL engineers through the full design cycle.
  • Own the synthesis flow using Design Compiler or Genus and drive timing closure.
  • Define and maintain SDC timing constraints.
  • Review all RTL code submissions for correctness, synthesizability, and coding standards.
  • Coordinate with outsourcing partners on GDSII handover, including netlists, constraints, and floorplan guidance.
  • Work closely with the verification team to resolve bugs and achieve coverage closure.
Requirements
  • 7+ years of RTL design experience using SystemVerilog.
  • At least one tapeout experience through GDSII with full design flow exposure.
  • Hands-on experience with synthesis and timing closure using Design Compiler or Genus, and PrimeTime or Tempus.
  • Strong experience in Processor, DSP, or datapath-intensive designs.
  • Familiarity with advanced process nodes, 28nm or below.
  • Strong code review skills with the ability to identify timing hazards, FSM issues, and non-synthesizable coding patterns.
  • Experience leading a small team while remaining hands-on.
  • Excellent debugging and problem-solving skills.
Good to Have
  • VLIW or Vector Processor design experience.
  • Experience with deterministic or real-time architectures with fixed latencies and no caches.
  • Formal verification knowledge, including SVA and formal verification tools.
  • FPGA prototyping experience using Vivado.
Soft Skills
  • Strong systems thinking and ability to navigate large, complex FPGA architectures.
  • Exceptional problem-solving skills under tight timing and resource constraints.
  • Ability to collaborate effectively with hardware, embedded software, DSP, and systems engineering teams.
  • Excellent communication, documentation, and presentation skills.
  • Ability to make and defend architectural decisions under ambiguity and project pressure.

Apply