ZipRecruiter

Log In

2

Remote Chip Design Jobs in Anaheim, CA (NOW HIRING)

BEARCloud, Inc.

Be Seen First

Senior NPU Architect

Los Angeles, CA · Remote

$180K - $240K/yr

BEARCloud's client is seeking a Senior NPU Architect - this is a REMOTE role within the US or ... Design and define NPU architecture and microarchitecture, including compute, on-chip networking ...

BEARCloud, Inc.

Be Seen First

Senior NPU Architect

Los Angeles, CA · Remote

$180K - $240K/yr

BEARCloud's client is seeking a Senior NPU Architect - this is a REMOTE role within the US or ... Design and define NPU architecture and microarchitecture, including compute, on-chip networking ...

BEARCloud, Inc.

Be Seen First

Senior NPU Architect

Los Angeles, CA · Remote

$180K - $240K/yr

BEARCloud's client is seeking a Senior NPU Architect - this is a REMOTE role within the US or ... Design and define NPU architecture and microarchitecture, including compute, on-chip networking ...

All JobsChip Design JobsRemote Chip Design JobsRemote Chip Design Jobs in Anaheim, CA

Remote Chip Design information

What is remote chip design?

Remote chip design refers to the process of designing integrated circuits (ICs) or semiconductor chips while working from a location outside of a traditional office or lab environment. Professionals in this field use specialized software and collaborate with teams online to create, test, and verify chip designs. Advances in cloud-based design tools and secure data sharing have made it possible for engineers to contribute to chip development projects from anywhere in the world. This flexibility allows companies to tap into a global talent pool and enables engineers to maintain a better work-life balance. Remote chip design is becoming increasingly popular in the semiconductor industry.

What are the key skills and qualifications needed to thrive as a remote chip design engineer?

To thrive as a Remote Chip Design Engineer, you need a solid background in electrical engineering, digital and analog circuit design, and a relevant degree such as BSEE or MSEE. Expertise in hardware description languages (HDLs) like Verilog or VHDL, familiarity with EDA tools (e.g., Cadence, Synopsys), and knowledge of FPGA or ASIC workflows are typically required. Strong problem-solving skills, attention to detail, and effective remote communication stand out as vital soft skills for collaborating with distributed teams. These capabilities ensure efficient design cycles, high-quality deliverables, and seamless teamwork in a remote engineering environment.

What are some common challenges faced by professionals working in remote chip design roles, and how can they be managed?

Remote chip design professionals often encounter challenges such as coordinating across time zones, ensuring secure access to proprietary design tools, and maintaining effective communication with cross-functional teams. To manage these, it's important to establish clear collaboration protocols, use secure cloud-based design platforms, and set regular check-ins with team members. Successful remote designers also prioritize documentation and proactive communication to keep projects on track and aligned with overall goals.

What is the difference between Remote Chip Design vs Remote ASIC Design?

AspectRemote Chip DesignRemote ASIC Design
CredentialsBachelor's or Master's in Electrical Engineering or Computer EngineeringBachelor's or Master's in Electrical Engineering or Computer Engineering
Work EnvironmentDesigning integrated circuits, often in collaborative teams, using CAD toolsDesigning custom ASICs, involving detailed specifications and verification processes
Industry UsageSemiconductor companies, hardware firms, tech giantsSemiconductor companies, specialized hardware firms, tech industry
Search & Comparison IntentHigh overlap in skills and tools, often compared for job roles in chip development

Remote Chip Design and Remote ASIC Design share similar educational backgrounds and work environments, focusing on integrated circuit development. While both roles involve hardware design, ASIC Design emphasizes custom chip creation for specific applications, often requiring detailed verification. Candidates should have strong engineering fundamentals and experience with CAD tools. The roles are highly comparable, with differences mainly in project scope and specialization.

Is remote chip design a good career?

Remote chip design is a viable career option in the semiconductor industry, offering opportunities for engineers skilled in hardware description languages, circuit design, and simulation tools. It often requires strong technical skills, a relevant degree, and the ability to collaborate virtually with teams. The field is expected to grow with advancements in electronics and integrated circuits, making it a stable career choice for qualified professionals.

What is the salary of remote chip design?

The salary for remote chip design engineers typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Senior roles or those with specialized skills in FPGA, ASIC, or VHDL may earn higher compensation, often supplemented with bonuses or stock options.

What are popular job titles related to Remote Chip Design jobs in Anaheim, CA?

For Remote Chip Design jobs in Anaheim, CA, the most frequently searched job titles are:

What job categories do people searching Remote Chip Design jobs in Anaheim, CA look for?

The top searched job categories for Remote Chip Design jobs in Anaheim, CA are:

What cities near Anaheim, CA are hiring for Remote Chip Design jobs?

Cities near Anaheim, CA with the most Remote Chip Design job openings:

Remote Chip Design jobs near you

Design Verification Engineer - Remote - Contract opportunity

Zodiac Solutions

Irvine, CA • Remote

$139K - $169K/yr

Contractor

Re-posted 2 days ago

Job description

Role – Design Verification Engineer

Location – Remote (must be aligned with PST time zone)

Duration- Contract opportunity

 Job Description and other details –

We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape first-generation silicon. 

Qualifications 

  • B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
  • 3+ years of experience in ASIC/SoC verification.
  • Solid understanding of SystemVerilog, digital logic, and hardware verification flows.
  • Proficiency with a simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision) and coverage tool.
  • Experience with test planning, testbench development, constrained-random testing, and coverage analysis.
  • Familiarity with a scripting language (ex: Python, Perl, TCL) and revision control system (ex: Git). 

Responsibilities 

  • Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.
  • Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
  • Write SystemVerilog Assertions (SVA) and integrate formal verification where appropriate.
  • Drive constrained-random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
  • Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues.
  • Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off.
  • Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations.
  • Participate in design reviews and microarchitecture discussions.