ZipRecruiter

Log In

2

Remote Asic Rtl Design Engineer Jobs in South Carolina

Tenstorrent

Analog Design Engineer

North, SC · On-site +1

$100K - $500K/yr

This role is remote, based out of any in North America . We welcome candidates at various ... A Analog/Mixed-Signal Design Engineer to develop die-to-die chiplet PHY IP, including PLLs and key ...

Samtec, Inc

Connector Product Design Engineer

Columbia, SC · On-site +1

$119K - $143K/yr

Columbia, SC; or remote/hybrid arrangements based on experience and business needs. Design the Next Generation of Interconnect Solutions Are you an engineer who thrives on solving complex technical ...

Samtec, Inc

Connector Product Design Engineer

Columbia, SC · On-site +1

$119K - $143K/yr

Columbia, SC; or remote/hybrid arrangements based on experience and business needs. Design the Next Generation of Interconnect Solutions Are you an engineer who thrives on solving complex technical ...

EnSafe Inc.

Industrial Wastewater Engineer

Charleston, SC · On-site +1

$95K - $160K/yr

Manage design-build and construction services. * Manage equipment selection and procurement, manage ... S.-based remote position will be based upon a variety of factors such as geographic location ...

Cybercoders

Senior Software Engineer

Summerville, SC · Remote

$150K - $200K/yr

NET/Azure) Company Overview We are a fully remote team located across the US. We have a ... Design, implement, and maintain backend services and APIs using C# and .NET. * Develop and consume ...

Quora

$166K - $191K/yr

We are seeking a talented iOS Engineer to join us in building Poe, an innovative platform that ... You will work at the cutting edge of technology to design, develop, and maintain the Poe iOS app.

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsRemote Asic Rtl Design Engineer JobsRemote Asic Rtl Design Engineer Jobs in South Carolina

Remote Asic Rtl Design Engineer information

What is a Remote ASIC RTL Design Engineer?

A Remote ASIC RTL Design Engineer is a professional who specializes in designing the Register Transfer Level (RTL) code for Application-Specific Integrated Circuits (ASICs) while working remotely. Their main responsibilities include creating and verifying digital circuit designs using hardware description languages such as Verilog or VHDL. These engineers collaborate with hardware teams to ensure functionality, performance, and power requirements are met, all while operating from a location outside of a traditional office setting. They often use remote collaboration tools and simulation software to review and validate designs before fabrication.

What are the key skills and qualifications needed to thrive as a Remote ASIC RTL Design Engineer, and why are they important?

To thrive as a Remote ASIC RTL Design Engineer, you need a solid background in digital design, computer engineering, and hardware description languages like Verilog or VHDL, often supported by a relevant degree. Proficiency with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, as well as experience with simulation, synthesis, and version control systems, is crucial. Strong problem-solving, self-motivation, and effective remote communication skills distinguish top performers in this role. These skills ensure accurate, efficient design cycles and effective collaboration across distributed teams, leading to successful chip delivery.

What is the difference between Remote Asic Rtl Design Engineer vs Remote Digital IC Design Engineer?

AspectRemote Asic Rtl Design EngineerRemote Digital IC Design Engineer
Primary FocusRegister Transfer Level (RTL) design for ASICsDigital integrated circuit design at the IC level
Skills & CertificationsHDL (Verilog/VHDL), EDA tools, verificationHDL, circuit simulation, verification, FPGA experience
Work EnvironmentASIC design teams, hardware developmentIC design teams, semiconductor industry
Industry UsageUsed in ASIC development for various applicationsUsed in digital IC manufacturing and prototyping

Both roles involve digital design and HDL skills, but the Remote Asic Rtl Design Engineer focuses on RTL coding for ASICs, while the Remote Digital IC Design Engineer covers broader digital IC design, including FPGA and chip-level work. They share similar credentials and work environments, often overlapping in semiconductor companies.

What are some common challenges faced by Remote ASIC RTL Design Engineers, and how can they be addressed?

Remote ASIC RTL Design Engineers often face challenges such as coordinating with distributed teams across different time zones and ensuring effective communication during complex design phases. To address these issues, it’s important to establish clear documentation practices, utilize collaboration tools like version control and video conferencing, and schedule regular check-ins with team members. Additionally, staying proactive in seeking feedback and clarifying design specifications helps ensure alignment and reduces misunderstandings. Building strong virtual relationships with verification and backend teams can also streamline the handoff process and overall project flow.
What are the most commonly searched types of Asic Rtl Design Engineer jobs in South Carolina? The most popular types of Asic Rtl Design Engineer jobs in South Carolina are:
What are popular job titles related to Remote Asic Rtl Design Engineer jobs in South Carolina? For Remote Asic Rtl Design Engineer jobs in South Carolina, the most frequently searched job titles are:
What job categories do people searching Remote Asic Rtl Design Engineer jobs in South Carolina look for? The top searched job categories for Remote Asic Rtl Design Engineer jobs in South Carolina are:
What cities in South Carolina are hiring for Remote Asic Rtl Design Engineer jobs? Cities in South Carolina with the most Remote Asic Rtl Design Engineer job openings:
Remote Asic Rtl Design Engineer jobs near you

Analog Design Engineer

Tenstorrent

North, SC • On-site, Remote

$100K - $500K/yr

Other

Re-posted 21 days ago

Job description

Tenstorrent is seeking an experienced Analog Design Engineer to develop cutting-edge die-to-die chiplet PHY IP solutions that power the future of AI computing. You'll work at the forefront of deep sub-micron technologies, collaborating with circuit architects and cross-functional teams to push the boundaries of analog/mixed-signal design. If you have a proven track record of delivering production-quality silicon and want to innovate at the heart of next-generation interconnects, join our team.

This role is remote, based out of any in North America.

We welcome candidates at various experience levels. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who you are

  • A  Analog/Mixed-Signal Design Engineer to develop die-to-die chiplet PHY IP, including PLLs and key analog/mixed-signal blocks in deep sub-micron FinFET technologies.
  • A hands-on owner for the full lifecycle: design, verification, layout interaction, tape-out, and silicon bring-up to production quality.
  • A strong cross-functional partner who can work with architecture, analog, digital, verification, layout, and software teams to integrate and optimize AMS IP.

What we need

  • 10+ years of analog/mixed-signal IC design experience in FinFET, including PLL/AMS design, with an MSEE/PhD or equivalent background.
  • Strong track record in production tape-outs, silicon bring-up/testing, and hands-on use of industry-standard EDA tools with close layout collaboration.
  • Deep experience in high-speed datacomm/SerDes and die-to-die PHY design, including Tx/Rx, DDR, PCIe, and USB PHY components.
  • Collaborative, self-driven engineer with expertise across key circuits such as bias generators, amplifiers, LDOs, ADCs/DACs, oscillators, switched-cap circuits, plus familiarity with high-speed digital and equalization techniques like CTLE, DFE, and de-emphasis.

What you will learn

  • How to push the limits of die-to-die chiplet PHY IP in advanced FinFET nodes, from architecture through high-volume production.
  • How to co-optimize analog, digital, and layout to hit aggressive performance, power, and area targets in complex SoCs.
  • Deeper expertise in high-speed I/O and PHY architectures, plus practical methodologies for scalable, reusable AMS IP across multiple products.

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

Apply