ZipRecruiter

Log In

1

Physical Design Engineer Internship Jobs in Spring Grove, IL

Cadence Design Systems Inc.

Application Engineer

Cary, IL · On-site

$74K - $137K/yr

The opportunity to learn from the technical experts, sales and application engineers who provide ... Digital physical design and implementation * Sign-off for timing, IR drop, power analysis, SI ...

ULINE

UX Design Internship - Summer 2027

Kenosha, WI · On-site

UX Design Internship Paid Internship - Summer 2027 Corporate Headquarters 12575 Uline Drive ... Work alongside experienced designers and developers to understand employee needs, develop ...

E-Solutions, Inc.

Robotics Engineer

Delavan, WI · On-site

Strong background in mechanical engineering principles combined with elite-level programming and system analysis capabilities to bridge the gap between physical design and complex control logic.

Danaher

Software Engineer Internships

Whitewater, WI · On-site

By submitting your interest, you'll be among the first to know when internship opportunities open ... Participating on an Agile Scrum team, collaborating across design, development, and testing

previous pagenext page

Showing results 21-40

All JobsPhysical Design Engineer JobsPhysical Design Engineer Internship JobsPhysical Design Engineer Internship Jobs in Spring Grove, IL

Physical Design Engineer Internship information

See Spring Grove, IL salary details

$95.4K

$142.1K

How much do physical design engineer internship jobs pay per year?

As of Sep 14, 2026, the average yearly pay for physical design engineer internship in Spring Grove, IL is $139,987.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,600.00 and $140,600.00 per year, depending on experience, location, and employer.

What is a physical design engineer internship?

Physical Design Engineer internships are opportunities for students or recent graduates to gain hands-on experience in the field of semiconductor design, focusing on the physical implementation of integrated circuits (ICs). Interns typically work alongside experienced engineers to learn about tasks such as floorplanning, placement, routing, timing analysis, and verification using industry-standard Electronic Design Automation (EDA) tools. These internships provide exposure to the complete chip design flow, allowing interns to apply their knowledge of digital design and learn about key challenges in transforming logical circuit designs into manufacturable silicon. The experience is highly valuable for those seeking a career in VLSI or hardware engineering.

What do physical design engineer interns do?

As a Physical Design Engineer intern, you’ll typically assist with tasks such as floorplanning, placement, clock tree synthesis, and routing for integrated circuit (IC) designs. You may also help analyze timing, power, and area, supporting senior engineers in optimizing chip layouts. Interns often use industry-standard EDA tools and collaborate closely with teams in RTL design and verification. This hands-on experience allows you to develop your technical skills while gaining insight into the collaborative workflow of semiconductor design.

What are the key skills and qualifications needed to thrive as a physical design engineer intern?

To thrive as a Physical Design Engineer Intern, you generally need a solid understanding of digital circuit design, VLSI concepts, and coursework in electrical or computer engineering. Familiarity with EDA tools like Cadence, Synopsys, or Mentor Graphics, along with knowledge of scripting languages such as TCL or Python, is typically required. Strong analytical thinking, attention to detail, and effective communication skills help interns excel in team environments and complex problem-solving. These skills and qualifications are vital for ensuring accurate, efficient chip design and successful integration within engineering teams.

What is the difference between Physical Design Engineer Internship vs Digital IC Design Engineer?

AspectPhysical Design Engineer InternshipDigital IC Design Engineer
Required CredentialsTypically pursuing or recent graduate in Electrical Engineering or Computer EngineeringBachelor's or Master's in Electrical Engineering, Computer Engineering, or related field
Work EnvironmentInternship setting within semiconductor or electronics companies, hands-on design tasksFull-time professional role, involved in digital circuit design and verification
Employer & Industry UsageUsed by semiconductor companies, chip design firms, and tech companies for trainingFull-time employment in similar companies, focusing on digital IC development

The Physical Design Engineer Internship provides hands-on experience in chip layout and physical implementation, often for students or recent grads. In contrast, the Digital IC Design Engineer role involves full-time digital circuit design and verification. Both roles are essential in semiconductor development, but internships serve as entry points for aspiring engineers to gain industry exposure.

What are the most commonly searched types of Physical Design Engineer jobs in Spring Grove, IL?

The most popular types of Physical Design Engineer jobs in Spring Grove, IL are:

What job categories do people searching Physical Design Engineer Internship jobs in Spring Grove, IL look for?

The top searched job categories for Physical Design Engineer Internship jobs in Spring Grove, IL are:

What cities near Spring Grove, IL are hiring for Physical Design Engineer Internship jobs?

Cities near Spring Grove, IL with the most Physical Design Engineer Internship job openings:

Physical Design Engineer Internship jobs near you

Principal Design Engineer

Cary, IL • On-site

Cadence Design Systems Inc.
Software Development • 5 - 10K employees
Learn more about Cadence Design Systems Inc.external

$136K - $253K/yr

Full-time

Medical, Dental, Vision, Retirement, PTO

Re-posted yesterday

Key responsibilities

  • Implement, verify, and achieve timing closure for Palladium and Protium SOCs to support tape out.

  • Lead a team in implementing SOCs or sub-system chips, including RTL synthesis, floor planning, and clock tree building.

  • Review and document designs, and interface with front-end RTL design teams and back-end verification teams.

Cadence Design Systems rating

9.0

Company rating: 9.0 out of 10

Based on 5 frontline employees who took The Breakroom Quiz

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadenceis a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

The Cadence Advantage

  • The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
  • Cadence's employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
  • The unique "One Cadence - One Team" culture promotes collaboration within and across teams to ensure customer success
  • Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
  • You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other-every day.

Job Responsibility

Palladium and Protium are high-capacitive, high-performance hardware assisted verification for complexed System-On-Chip (SOC). This role is to implement, verify, timing closure to tape out Palladium and Protium SOCs.

  • Lead a team to implement SOCs or sub system chips
  • Work on RTL synthesis and floor planning
  • Build clock trees and perform optimizations
  • Close timing, IR drop and physical verification
  • Review and Document designs for taping out
  • Interface with Front End RTL design teams and Back End Verification teams

Position Requirements/Qualifications:

  • BSdegreeinElectricalEngineeringwithaminimumof7yearsofexperienceORMSwithaminimumof5yearsofexperienceORPhDwithaminimum1yearsofexperience
  • Experience with Cadence tools such as Innovus, Tempus, QRC, Voltus and Pegasus
  • Experience with advanced technologies like 5nm, 3ns and 2nm nodes
  • Experience using Linux servers, Script development using Shell/Perl/TCL
  • Detailed knowledge about industry standard interfaces such as PCI Express, DDR, LPDDR, SRAM, UCIe, etc.

The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can't.

What Cadence Design Systems employees say

Workplace

Get the full story on Breakroom

Apply