ZipRecruiter

Log In

1

Packet Processing Jobs (NOW HIRING)

Eridu AI

Packet Processor Architect

Saratoga, CA · On-site

$215K - $300K/yr

Define and architect packet processing pipelines including related lookup tables and metadata structures for high-performance networking ASICs, including ingress/egress processing, switching/bridging ...

Cisco

Software Engineer, DPU Networking stack

San Jose, CA · Hybrid

$165K - $241K/yr

Design and implement DPU-based packet-processing pipelines for security, host networking, and network services. * Work with DPU SDKs, P4 or programmable pipeline models, and vendor-specific offload ...

Cisco

Software Engineer, DPU Networking stack

Milpitas, CA · Hybrid

$165K - $241K/yr

Design and implement DPU-based packet-processing pipelines for security, host networking, and network services. * Work with DPU SDKs, P4 or programmable pipeline models, and vendor-specific offload ...

Cisco

Software Engineer, DPU Networking stack

Milpitas, CA · On-site

$165K - $241K/yr

Design and implement DPU-based packet-processing pipelines for security, host networking, and network services. * Work with DPU SDKs, P4 or programmable pipeline models, and vendor-specific offload ...

Cisco

Software Engineer, DPU Networking stack

San Jose, CA · Hybrid

$165K - $241K/yr

Design and implement DPU-based packet-processing pipelines for security, host networking, and network services. * Work with DPU SDKs, P4 or programmable pipeline models, and vendor-specific offload ...

Power3 Solutions

C | C++ * Packet processing background (Wireshark) * Linux | UNIX background This SWE2 will need to: * Respond to requests for information about missing or improperly processed session date

Manpower New Mexico

Packet Operator

Belen, NM · On-site

$18/hr

Packet Operator * Temporary * Belen, NM * Posted 4 months ago Website ManpowerWest Manpower New ... Follow all company safety rules Read and review process order for specific instructions Follow all ...

Broadcom, Inc.

Principal Engineer

San Jose, CA · On-site

$141K - $226K/yr

Broadcom Core Switching Group(CSG) is seeking a Logic Design Engineer focused on Packet Processing for our high performance Ethernet switch chip. In this position, you would be joining an innovative ...

next page

Showing results 1-20

People also search for

All JobsPacket Processing Jobs

Packet Processing information

See salary details

$13

$21

$28

How much do packet processing jobs pay per hour?

As of Jun 8, 2026, the average hourly pay for packet processing in the United States is $21.18, according to ZipRecruiter salary data. Most workers in this role earn between $18.99 and $24.04 per hour, depending on experience, location, and employer.

What is the difference between Packet Processing vs Network Technician?

AspectPacket ProcessingNetwork Technician
Required CredentialsNetworking certifications (e.g., Cisco CCNA), knowledge of protocolsNetworking certifications, basic troubleshooting skills
Work EnvironmentData centers, network operations centers, enterprise networksOffice settings, client sites, network infrastructure environments
Employer & Industry UsageTelecommunications, data service providers, large enterprisesIT service providers, corporate IT departments, telecom companies

Packet Processing involves managing and analyzing data packets within networks, focusing on data flow and protocol handling. Network Technicians perform hands-on troubleshooting, installing, and maintaining network hardware and connections. While both roles require networking knowledge and certifications, Packet Processing is more specialized in data flow management, whereas Network Technicians focus on hardware and connectivity issues.

What is packet processing in networking?

Packet processing refers to the techniques and operations used to examine, modify, and forward data packets as they travel through a network. This process is essential for routing, switching, security filtering, and traffic management. Packet processing can be performed in software, hardware, or a combination of both, depending on the requirements for speed and flexibility. It is a key function in network devices such as routers, firewalls, and load balancers, ensuring that data moves efficiently and securely between devices.

What are the key skills and qualifications needed to thrive as a Packet Processing Engineer, and why are they important?

To thrive as a Packet Processing Engineer, you need strong expertise in computer networking, knowledge of protocols (such as TCP/IP), and a background in computer science or electrical engineering. Familiarity with tools and platforms like Wireshark, DPDK, Netfilter, and programming languages such as C or Python is typically required. Analytical thinking, problem-solving, and effective communication are crucial soft skills for diagnosing network issues and collaborating with cross-functional teams. These abilities ensure efficient network performance, secure data transmission, and robust troubleshooting in complex networking environments.

What are some typical challenges faced by professionals working in packet processing roles?

Professionals in packet processing often encounter challenges such as maintaining low latency while handling high volumes of network traffic, ensuring security against evolving threats, and optimizing throughput in resource-constrained environments. Collaboration with network engineers and software developers is common, as solutions frequently require cross-functional input. Additionally, adapting to rapidly changing networking protocols and hardware advancements is essential for ongoing success in packet processing roles.
Infographic showing various Packet Processing job openings in the United States as of May 2026, with employment types broken down into 84% Full Time, 15% Part Time, and 1% Nights. Highlights an 94% Physical, 2% Hybrid, and 4% Remote job distribution, with an average salary of $44,052 per year, or $21.2 per hour.

Packet Processor Architect

Eridu AI

Saratoga, CA • On-site

$215K - $300K/yr

Full-time

Posted 22 days ago

Job description

About Eridu
Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver Faster AI. Today's AI performance is frequently limited by communication bottlenecks. Eridu introduces multiple industry-first innovations across silicon, packaging, software, and systems to deliver an order of magnitude improvement in performance and unlock greater GPU utilization to speed training job completion times and tokens-per-second for more profitable inference. We do this while simultaneously reducing capital and power costs and improving reliability.
The company's solutions and value proposition have been widely validated by leading hyperscalers.
Eridu has raised over $200M to date including its most recent, oversubscribed Series A round. The company is led by a veteran team of Silicon Valley executives who have delivered multiple billion dollar product lines and led multiple companies to billion dollar exits, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (the world's leading micro-LED company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon, packaging, optics, software, and systems. Eridu is working with best-in-class supply chain partners including silicon, packaging and systems.
Visit our website eridu.ai to learn more.
Position Overview
We are looking for a highly experienced Packet Processor Architect to lead the definition and implementation of Eridu's industry leading Networking ASIC. This is a unique opportunity to help shape the future of AI Networking.
Responsibilities
  • Define and architect packet processing pipelines including related lookup tables and metadata structures for high-performance networking ASICs, including ingress/egress processing, switching/bridging and routing, hash tables and memory lookups, classification, ACL, various tunneling protocols like VxLAN, GRE, IPinIP, QoS, scheduling, traffic management, and congestion control.
  • Work closely with the CTO to translate high-level system requirements and customer use cases into detailed architecture and functional specifications.
  • Collaborate with the chip and system microarchitects to align the packet processor architecture with system-level goals for throughput, latency, programmability, and power efficiency.
  • Lead modeling and feasibility analysis of packet flow behavior across L2/L3/L4 layers to validate architectural choices, including throughput, latency, power and area efficiencies.
  • Drive architectural decisions involving classification, table and lookup optimizations, resource allocation and scalability.
  • Work closely with RTL, Verification, Firmware, and Physical Design teams to ensure seamless design implementation and handoff.
  • Guide integration of internal and external IPs (e.g., TCAM, MAC, PCIe, SerDes, DMA) into the broader packet architecture.
  • Participate in design reviews, performance modeling, Test and Verification strategies and architectural trade-off analysis. Provide support for various networking protocols and standards related to packet processing
  • Contribute to post-silicon validation and tuning of packet flows for performance and correctness. Investigate and resolve complex issues related to packet processing, working closely with cross-functional teams including hardware engineers, firmware developers, and system architects.
  • Define architecture-level development methodologies and influence cross-functional design best practices.

Qualifications
  • MSEE or equivalent with 15+ years of experience in networking or data-path ASIC architecture and design.
  • Proven success in architecting packet-processing engines in high-throughput ASICs or SoCs. Experience in designing hash functions, hash tables and lookup engine optimizations.
  • Deep understanding of networking protocols (Ethernet, TCP/IP, UDP, VLAN, MPLS, RoCE, etc.) and their hardware implications.
  • Familiarity with programmable pipelines, parser/deparser logic, and hardware scheduling engines.
  • Demonstrated expertise in microarchitecture definition, performance modeling, and trade-off analysis.
  • Solid experience working across the ASIC development lifecycle, from concept through productization.
  • Experience in high-speed I/O integration (e.g., PCIe Gen5/Gen6, UCIe, SerDes, DMA engines) is a plus.
  • Understanding of physical design implications on packet architecture (e.g., timing, area, power).
  • Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex networking issues. Exceptional written and verbal communication skills, including the ability to document and present complex architectural concepts clearly.

Why Join Us?
At Eridu, you'll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI infrastructure solutions, transforming the performance of AI data centers.
The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.
Notice to Recruiting Agencies
Eridu does not accept unsolicited resumes or candidate profiles from staffing agencies or third-party recruiters. Any candidate submitted to Eridu without prior written authorization from our recruiting team will be considered unsolicited and will become the property of Eridu. Eridu reserves the right to pursue and hire such candidates without any obligation to pay fees. Recruiting agencies are expressly instructed not to contact hiring managers, employees, or executives regarding open positions.
The pay range for this role is:
215,000 - 300,000 USD per year (San Francisco Bay Area)

Apply