1

New Grad Asic Design Verification Engineer Jobs in Riverside, CA

Wireless SOC Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

"Be the change you want to see in the world." The brand new, Apple designed Wireless/Bluetooth chips ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

Wireless SOC Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

"Be the change you want to see in the world." The brand new, Apple designed Wireless/Bluetooth chips ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues. * Support ATPG pattern generation, ATPG simulations ...

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

... energy-efficient design and new technologies that transform the user experience at the product ... This is a highly visible role, where you will be at the center of the ASIC debug efforts ...

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

... energy-efficient design and new technologies that transform the user experience at the product ... This is a highly visible role, where you will be at the center of the ASIC debug efforts ...

Sr. Staff Design Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

... enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the ... ASIC/Integrated Circuit). * Interpreting architectural and design requirements; * Writing ...

As a Design Verification Engineer on our team, you'll be at the center of the verification effort ... Preferred Qualifications Dedicated/hands-on ASIC & SOC DV experience. Experience taping out large ...

As a Design Verification Engineer on our team, you'll be at the center of the verification effort ... Preferred Qualifications Dedicated/hands-on ASIC & SOC DV experience. Experience taping out large ...

As a Design Verification Engineer on our team, you'll be at the center of the verification effort ... Preferred Qualifications Dedicated/hands-on ASIC & SOC DV experience. Experience taping out large ...

"Be the change you want to see in the world." The brand new, Apple designed Wireless/Bluetooth chips ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

"Be the change you want to see in the world." The brand new, Apple designed Wireless/Bluetooth chips ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

"Be the change you want to see in the world." The brand new, Apple designed Wireless/Bluetooth chips ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

ASIC Design Engineer

Irvine, CA · On-site

$127.10 - $203.40/hr

We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple ... new hire equity grant, but also annual equity awards, connecting your success directly to the ...

ASIC Design Engineer

Irvine, CA · On-site

$108K - $172K/yr

We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple ... new hire equity grant, but also annual equity awards, connecting your success directly to the ...

We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple ... new hire equity grant, but also annual equity awards, connecting your success directly to the ...

Showing results 21-40

New Grad Asic Design Verification Engineer information

See Riverside, CA salary details

$110.1K

$155.6K

$174.2K

How much do new grad asic design verification engineer jobs pay per year?

As of Aug 8, 2026, the average yearly pay for new grad asic design verification engineer in Riverside, CA is $155,603.00, according to ZipRecruiter salary data. Most workers in this role earn between $141,900.00 and $173,200.00 per year, depending on experience, location, and employer.

What does a new grad ASIC design verification engineer do?

A New Grad ASIC Design Verification Engineer is responsible for testing and validating the design of Application-Specific Integrated Circuits (ASICs) to ensure they meet functional and performance specifications. They typically create testbenches, develop verification plans, write test cases using hardware description languages like SystemVerilog, and debug issues found during simulations. This role is crucial for catching design flaws before manufacturing, working closely with design engineers and using both manual and automated verification methods. As a new graduate, you will learn industry-standard verification methodologies and tools while contributing to the success of the silicon development process.

What are the key skills and qualifications needed to thrive as a new grad ASIC design verification engineer?

To thrive as a New Grad ASIC Design Verification Engineer, you need a solid understanding of digital design principles, hardware description languages (such as Verilog or VHDL), and a relevant degree in electrical or computer engineering. Familiarity with industry-standard verification tools and environments like SystemVerilog, UVM, and simulation/debugging platforms is typically required. Strong analytical thinking, attention to detail, and effective teamwork skills help you excel in diagnosing issues and collaborating with design teams. These skills and qualities ensure robust verification processes that lead to functional, reliable ASIC products.

What is the difference between New Grad Asic Design Verification Engineer vs New Grad Digital Design Engineer?

AspectNew Grad Asic Design Verification EngineerNew Grad Digital Design Engineer
Required SkillsHardware verification, simulation, scripting, HDL knowledgeDigital circuit design, HDL coding, logic design
Work EnvironmentVerification labs, simulation tools, hardware testingDesign teams, FPGA/ASIC development, coding
Industry UsagePrimarily in semiconductor and chip companiesBroadly in electronics, semiconductor, and tech firms

While both roles require HDL knowledge and work in semiconductor environments, the New Grad Asic Design Verification Engineer focuses on verifying and testing ASIC designs, whereas the New Grad Digital Design Engineer is involved in designing digital circuits. Both roles are essential in chip development but differ in their primary responsibilities and skill emphasis.

What are some common challenges new graduates face when starting as an ASIC design verification engineer, and how can they overcome them?

New grad ASIC Design Verification Engineers often encounter challenges such as understanding complex verification environments, learning industry-standard tools and methodologies like UVM, and effectively debugging hardware designs. To overcome these, it's helpful to actively seek mentorship from experienced team members, participate in code reviews, and utilize available documentation and training resources. Collaborating closely with designers and verification leads, asking questions, and consistently practicing hands-on simulations can accelerate learning and build confidence in tackling verification tasks.
What are popular job titles related to New Grad Asic Design Verification Engineer jobs in Riverside, CA? For New Grad Asic Design Verification Engineer jobs in Riverside, CA, the most frequently searched job titles are:
What job categories do people searching New Grad Asic Design Verification Engineer jobs in Riverside, CA look for? The top searched job categories for New Grad Asic Design Verification Engineer jobs in Riverside, CA are:
What cities near Riverside, CA are hiring for New Grad Asic Design Verification Engineer jobs? Cities near Riverside, CA with the most New Grad Asic Design Verification Engineer job openings:

Wireless SOC Verification Engineer

Apple

Irvine, CA • On-site

$146K - $178K/yr

Full-time

Re-posted 3 days ago


Apple rating

8.0

Company rating: 8.0 out of 10

Based on 677 frontline employees who took The Breakroom Quiz

7th of 30 rated technology retailers


Job description

"Be the change you want to see in the world." The brand new, Apple designed Wireless/Bluetooth chips are at the heart of Networking in the newest iPhones. As part of the Wireless SOC team, you will have the opportunity to verify complex SOCs. Our team integrates multiple sophisticated IP level DV environments, craft highly reusable best-in-class UVM Testbenches, implement effective coverage driven and directed test cases, deploy new AI tools, and implement methodologies to improve quality of tape-out readiness. By collaborating with other product development groups across Apple, you can push the industry boundaries of what wireless systems can do and improve the product experience for our customers across the world!
Description
You will learn all aspects of a large-scale SOC, different types of SOC architectures, high speed layered protocols, low-power driven architecture, and best-in-class DV methodology. You will gain knowledge on Wireless protocols, FW-HW interactions, and complexities of multi-chip SOC debug architecture. As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state of the art Wireless SOCs. This position comes with responsibility for pre-silicon RTL verification of block and top-level SOC, all aspects of SOC Design Verification engineering, and will enable you to thrive in a dynamic multi-functional organization, debate ideas openly, and deliver on complex Wireless protocol chip requirements.
Minimum Qualifications
BS and a minimum of 10 years relevant industry experience.
Proven track record of working full ASIC cycle from concept to tape-out to bring-up, including test-planning, testbench implementation, test sequence creation and debugging, and coverage closure.
Expertise in SystemVerilog coding and UVM methodology
Preferred Qualifications
Dedicated/hands-on ASIC & SOC DV experience.
Experience taping out large SOC systems with embedded processor cores.
Hands-on verification experience of PCIe, Bus Fabric, NOC, AHB, AXI, based bus architecture in UVM environment.
Experience with Formal Verification.
In-depth knowledge and experience working with low power design, UPF integration, boot-up, power-cycling, HW/FW interaction verification.
Low Power Verification experience.
Should be a great teammate with excellent communication and problem-solving skills and the desire to seek diverse challenges.

What Apple employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Apple logo

About Apple

Sourced by ZipRecruiter

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.

Industry

Computer and electronic product manufacturing

Company size

10,000+ Employees

Headquarters location

Cupertino, CA, US

Year founded

1976