Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team ... Own block level DFT u-arch specification documentation & provide Test solutions in design for test ...
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team ... Own block level DFT u-arch specification documentation & provide Test solutions in design for test ...
Position: Sr DFT Engineer (eInfochips Inc) What You'll Be Doing: * Design and implement DFT ... Microsoft and Google to name a few. Along with Arrow's $38B in revenues, 22,000 employees, and 345 ...
Position: Sr DFT Engineer (eInfochips Inc) What You'll Be Doing: * Design and implement DFT ... Microsoft and Google to name a few. Along with Arrow's $38B in revenues, 22,000 employees, and 345 ...
Senior DFT Engineer (Einfochips)
Tempe, AZ · On-site +1
$101K - $138K/yr
Senior DFT Engineer (Einfochips) What You'll Be Doing: * DFT implementation for 3nm and 5nm ... Amazon, Microsoft and Google to name a few. Along with Arrow's $33B in revenues, 22,000 ...
Senior DFT Engineer (Einfochips)
Tempe, AZ · On-site +1
$101K - $138K/yr
Senior DFT Engineer (Einfochips) What You'll Be Doing: * DFT implementation for 3nm and 5nm ... Amazon, Microsoft and Google to name a few. Along with Arrow's $33B in revenues, 22,000 ...
Position: Sr DFT Engineer (eInfochips Inc) What You'll Be Doing: * Design and implement DFT ... Microsoft and Google to name a few. Along with Arrow's $38B in revenues, 22,000 employees, and 345 ...
Position: Sr DFT Engineer (eInfochips Inc) What You'll Be Doing: * Design and implement DFT ... Microsoft and Google to name a few. Along with Arrow's $38B in revenues, 22,000 employees, and 345 ...
Senior Test Engineer
Hillsboro, OR · On-site
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team ... Collaborate with design, DFT, product, and manufacturing teams to support scan test readiness ...
Senior Test Engineer
Hillsboro, OR · On-site
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team ... Collaborate with design, DFT, product, and manufacturing teams to support scan test readiness ...
Quantum ASIC Project Lead
Redmond, WA · On-site
... Microsoft's quantum solutions, partnering with IP owners to develop IP blocks, integrating them at the SoC top level, and working with Digital Verification (DV), Synthesis, Design-For-Test (DFT), and ...
Quantum ASIC Project Lead
Redmond, WA · On-site
... Microsoft's quantum solutions, partnering with IP owners to develop IP blocks, integrating them at the SoC top level, and working with Digital Verification (DV), Synthesis, Design-For-Test (DFT), and ...
Overview At Microsoft Quantum, we aim to empower science and scientists to solve the world ... Collaborate with the Design For Test (DFT) team to test DFT features. * Align verification ...
Overview At Microsoft Quantum, we aim to empower science and scientists to solve the world ... Collaborate with the Design For Test (DFT) team to test DFT features. * Align verification ...
Senior Physical Design Engineer
Raleigh, NC · On-site
$101K - $139K/yr
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team ... Experience and knowledge on Synthesis, RTL / DFT feedback , Timing Constraints. * Responsible for ...
Senior Physical Design Engineer
Raleigh, NC · On-site
$101K - $139K/yr
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team ... Experience and knowledge on Synthesis, RTL / DFT feedback , Timing Constraints. * Responsible for ...
Overview At Microsoft Quantum, we aim to empower science and scientists to solve the world ... Develop basic test benches and support verification, Design For Test (DFT), and post-silicon ...
Overview At Microsoft Quantum, we aim to empower science and scientists to solve the world ... Develop basic test benches and support verification, Design For Test (DFT), and post-silicon ...
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team ... The candidate should also have knowledge of DFT, silicon fabrication process, product Q&R, and ...
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team ... The candidate should also have knowledge of DFT, silicon fabrication process, product Q&R, and ...
Principal Product Engineer
Austin, TX · On-site
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team ... The candidate should also have knowledge of DFT, silicon fabrication process, product Q&R, and ...
Principal Product Engineer
Austin, TX · On-site
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team ... The candidate should also have knowledge of DFT, silicon fabrication process, product Q&R, and ...
DFT implementation for 3nm and 5nm Networking chips, IP DFT work * RTL checks for scan-insertion ... Microsoft and Google to name a few. Along with Arrow's $33B in revenues, 22,000 employees, and 345 ...
DFT implementation for 3nm and 5nm Networking chips, IP DFT work * RTL checks for scan-insertion ... Microsoft and Google to name a few. Along with Arrow's $33B in revenues, 22,000 employees, and 345 ...
Fulltime position for Physical Design Engineer (ASIC) Location: Minneapolis, MN (Onsite)
Minneapolis, MN · On-site
$130K - $150K/yr
... harmonize DFT-insertion needs with physical design needs, configure for and pass physical ... Microsoft office suite tools proficiency • Effective and clear communication skills and good ...
Quick apply
Fulltime position for Physical Design Engineer (ASIC) Location: Minneapolis, MN (Onsite)
Minneapolis, MN · On-site
$130K - $150K/yr
... harmonize DFT-insertion needs with physical design needs, configure for and pass physical ... Microsoft office suite tools proficiency • Effective and clear communication skills and good ...
Design For Test Engineer IV (IC)
San Jose, CA · On-site
$112K - $170K/yr
DFT implementation for 3nm and 5nm Networking chips, IP DFT work * RTL checks for scan-insertion ... Microsoft and Google to name a few. Along with Arrow's $33B in revenues, 22,000 employees, and 345 ...
Design For Test Engineer IV (IC)
San Jose, CA · On-site
$112K - $170K/yr
DFT implementation for 3nm and 5nm Networking chips, IP DFT work * RTL checks for scan-insertion ... Microsoft and Google to name a few. Along with Arrow's $33B in revenues, 22,000 employees, and 345 ...
Familiarity with manufacturing and NPI principles, including DFM/DFT, verification/validation, and ... Microsoft Project experience is desirable. * Strong leadership and mentoring capabilities to ...
Quick apply
Familiarity with manufacturing and NPI principles, including DFM/DFT, verification/validation, and ... Microsoft Project experience is desirable. * Strong leadership and mentoring capabilities to ...
NPI Manufacturing Engineer
Germantown, MD · On-site
$73K - $95K/yr
Proven experience with DFM/DFA/DFT principles and their application in product development ... Proficiency in Microsoft Office Suite. * Ability to work in a fast-paced, dynamic environment and ...
NPI Manufacturing Engineer
Germantown, MD · On-site
$73K - $95K/yr
Proven experience with DFM/DFA/DFT principles and their application in product development ... Proficiency in Microsoft Office Suite. * Ability to work in a fast-paced, dynamic environment and ...
NPI Manufacturing Engineer
Germantown, MD · On-site
$73K - $95K/yr
Proven experience with DFM/DFA/DFT principles and their application in product development ... Proficiency in Microsoft Office Suite. * Ability to work in a fast-paced, dynamic environment and ...
NPI Manufacturing Engineer
Germantown, MD · On-site
$73K - $95K/yr
Proven experience with DFM/DFA/DFT principles and their application in product development ... Proficiency in Microsoft Office Suite. * Ability to work in a fast-paced, dynamic environment and ...
NPI Manufacturing Engineer
Germantown, MD · On-site
$73K - $95K/yr
Proven experience with DFM/DFA/DFT principles and their application in product development ... Proficiency in Microsoft Office Suite. * Ability to work in a fast-paced, dynamic environment and ...
NPI Manufacturing Engineer
Germantown, MD · On-site
$73K - $95K/yr
Proven experience with DFM/DFA/DFT principles and their application in product development ... Proficiency in Microsoft Office Suite. * Ability to work in a fast-paced, dynamic environment and ...
NPI Manufacturing Engineer
Wichita, KS · On-site
$65K - $84K/yr
Proven experience with DFM/DFA/DFT principles and their application in product development ... Proficiency in Microsoft Office Suite. * Ability to work in a fast-paced, dynamic environment and ...
NPI Manufacturing Engineer
Wichita, KS · On-site
$65K - $84K/yr
Proven experience with DFM/DFA/DFT principles and their application in product development ... Proficiency in Microsoft Office Suite. * Ability to work in a fast-paced, dynamic environment and ...
NPI Manufacturing Engineer
Indianapolis, IN · On-site
$69K - $89K/yr
Proven experience with DFM/DFA/DFT principles and their application in product development ... Proficiency in Microsoft Office Suite. * Ability to work in a fast-paced, dynamic environment and ...
NPI Manufacturing Engineer
Indianapolis, IN · On-site
$69K - $89K/yr
Proven experience with DFM/DFA/DFT principles and their application in product development ... Proficiency in Microsoft Office Suite. * Ability to work in a fast-paced, dynamic environment and ...
Microsoft Dft information
See salary details
$34.5K - $47.3K
3% of jobs
$47.3K - $60K
1% of jobs
$60K - $72.8K
2% of jobs
$72.8K - $85.6K
16% of jobs
$87.1K is the 25th percentile. Wages below this are outliers.
$85.6K - $98.4K
25% of jobs
The median wage is $100.2K / yr.
$98.4K - $111.1K
18% of jobs
$123K is the 75th percentile. Wages above this are outliers.
$111.1K - $123.9K
11% of jobs
$123.9K - $136.7K
8% of jobs
$136.7K - $149.5K
5% of jobs
$149.5K - $162.2K
5% of jobs
$162.2K - $175K
5% of jobs
$34.5K
$109K
$175K
How much do microsoft dft jobs pay per year?
What are the key skills and qualifications needed to thrive as a Microsoft Digital Forensics Technician (DFT), and why are they important?
What are Microsoft DFT engineers?
What is the difference between Microsoft Dft vs Microsoft Power Platform Developer?
| Aspect | Microsoft Dft | Microsoft Power Platform Developer |
|---|---|---|
| Certifications | Typically requires Microsoft certifications related to data and AI | Requires certifications in Power Platform, Power Apps, Power Automate |
| Work Environment | Focuses on data transformation, AI integration, and data workflows | Builds apps, automates processes, and creates dashboards within Power Platform |
| Industry Usage | Used in data-driven projects across various industries | Common in organizations adopting low-code/no-code solutions |
| Job Focus | Data transformation, AI, and automation | Application development, process automation, and reporting |
Microsoft Dft and Microsoft Power Platform Developer roles overlap in data and automation but differ in focus. Dft emphasizes data transformation and AI, while Power Platform Developers specialize in building apps and automations within the Power Platform ecosystem.
How does a Microsoft DFT (Design for Test) engineer typically collaborate with other engineering teams during the chip development process?

Microsoft rating
8.6
Based on 125 frontline employees who took The Breakroom Quiz
47th of 186 rated software companies
Job description
Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.
The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more.
As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the DFX (Design for Test & Debug) team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.
We are looking for a Senior Design for Test (DFT) Engineer to join the team.
Responsibilities
- Own block level DFT u-arch specification documentation & provide Test solutions in design for test chips and products.
- Ensure DFX goals (testability, debug, manufacturability, System Test, System Debug, Repair) are met by these IPs, ensure analog to digital boundaries are reliably tested. Review coverage metrics for Digital logic.
- Maintain & enhance existing DFT tools by understanding product needs & tailor solutions for current and upcoming products, also with the use of AI.
- Provide test plans and engage closely with verification engineers to perform waveform reviews.
- Ensure RTL quality pre-DFT to ensure the RTL is good for DFT insertion and coverage.
- Hold a primary role in enabling silicon by working directly with test engineers to bring up test vectors, and analyzing yield & diagnosis.
- Work as part of DFX (Test & Debug) team & closely collaborate with highly energetic cross functional team members (Architects, front-end & back-end design/verification, Physical design, and post-silicon manufacturing) with respect and with One Microsoft mentality to establish synergies.
Qualifications
Required Qualifications:
- Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
- OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
- OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
- OR equivalent experience.
- 4+ years of experience in the field of DFT knowledge about industry standard practice in Design for Test
- ATPG, JTAG, Memory BIST, and trade-offs between test quality and test time
Other Requirements:
Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings:
- Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.
Preferred Qualifications:
- Experience with Test Chip development and some unique challenges it brings about for DFT.
- Experience developing Scan architecture & micro-arch specifications as it relates to large SOCs along with scan insertion techniques for IP's like PLL's, IO's & Power circuits.
- Expert at Scan ATPG, Stuck-At, At-Speed insertion, boundary coverage, compression & retargeting flows - using EDA tools like Siemens Tessent or Synopsys TestMax.
- Knowledge of Verilog or System Verilog with experience using simulators and waveform debugging tools.
- Ability to pioneer flows for Gate-level simulation (GLS), perform coverage analysis, and debug for achieving high fault coverage.
- Experience with Static Timing Analysis & constraint generation.
- Experience with ATE and Silicon bring-up with proficiency in Mentor Tessent / Synopsys tools for Yield & Diagnosis.
- Proactive & self-motivated, eager to learn and contribute in a team environment, committed and accountable.
- Proficient in scripting languages (Tcl & Perl), and use of AI to improve work efficiency.
- Confident problem solver who thrives under pressure to find new, creative solutions.
#SCHIE #CSME
Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800.00 - $234,700.00 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200.00 - $261,000.00 per year.
Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay
This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.
Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.
What Microsoft employees say
Pay
Benefits
Hours and flexibility
Workplace
Get the full story on Breakroom
About Microsoft
Sourced by ZipRecruiter
Our infrastructure is comprised of a large global portfolio of more than 100 datacenters and 1 million servers. Our foundation is built upon and managed by a team of subject matter experts working to support services for more than 1 billion customers and 20 million businesses in over 90 countries worldwide. With environmental sustainability and optimization at the forefront of our datacenter design and operations, we continue to grow and evolve as we meet the ever-changing business demands that hold Microsoft as a world-class cloud provider.
Industry
Computer and computer peripheral equipment and software wholesalers
Company size
10,000+ Employees
Headquarters location
Redmond, WA, US
Year founded
1975