You will lead and architect the memory subsystem of next-generation network hardware. THE PERSON ... Design and Implementation of Improvements: * Identify opportunities for hardware improvements ...
You will lead and architect the memory subsystem of next-generation network hardware. THE PERSON ... Design and Implementation of Improvements: * Identify opportunities for hardware improvements ...
SoC Power Lead, Memory Subsystem
San Diego, CA · On-site
$169K - $177K/yr
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related ... Experience in power management or low power design/methodology, as well as with low power ...
SoC Power Lead, Memory Subsystem
San Diego, CA · On-site
$169K - $177K/yr
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related ... Experience in power management or low power design/methodology, as well as with low power ...
Lead Hardware Design Validation Engineer - Memory Subsystem
Santa Clara, CA · On-site
$145K - $191K/yr
... design and software teams. * Guide product level decisions for the memory subsystem that span ASIC/VLSI/Board/ATE. What we need to see: * Masters or higher in Electrical engineering (or equivalent ...
Lead Hardware Design Validation Engineer - Memory Subsystem
Santa Clara, CA · On-site
$145K - $191K/yr
... design and software teams. * Guide product level decisions for the memory subsystem that span ASIC/VLSI/Board/ATE. What we need to see: * Masters or higher in Electrical engineering (or equivalent ...
SoC Power Lead, Memory Subsystem
Mountain View, CA · On-site
$187K - $195K/yr
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related ... Experience in power management or low power design/methodology, as well as with low power ...
SoC Power Lead, Memory Subsystem
Mountain View, CA · On-site
$187K - $195K/yr
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related ... Experience in power management or low power design/methodology, as well as with low power ...
... design and software teams. * Guide product level decisions for the memory subsystem that span ASIC/VLSI/Board/ATE. What we need to see: * Masters or higher in Electrical engineering (or equivalent ...
... design and software teams. * Guide product level decisions for the memory subsystem that span ASIC/VLSI/Board/ATE. What we need to see: * Masters or higher in Electrical engineering (or equivalent ...
Lead Hardware Design Validation Engineer - Memory Subsystem
Santa Clara, CA · On-site
$145K - $191K/yr
... design and software teams. Guide product level decisions for the memory subsystem that span ASIC/VLSI/Board/ATE. What we need to see: Masters or higher in Electrical engineering (or equivalent ...
Lead Hardware Design Validation Engineer - Memory Subsystem
Santa Clara, CA · On-site
$145K - $191K/yr
... design and software teams. Guide product level decisions for the memory subsystem that span ASIC/VLSI/Board/ATE. What we need to see: Masters or higher in Electrical engineering (or equivalent ...
Description The SoC DRAM Memory Subsystem Validation and Debug Program Manager will drive the ... Memory Controller Design and DV, DDR PHY, DRAM product engineering, and software teams to ensure ...
Description The SoC DRAM Memory Subsystem Validation and Debug Program Manager will drive the ... Memory Controller Design and DV, DDR PHY, DRAM product engineering, and software teams to ensure ...
SoC Power Lead, Memory Subsystem
Mountain View, CA · On-site
$188K - $197K/yr
Propose and drive power optimizations for the memory subsystem throughout the design process from concept to mass productization. * Drive power-performance trade-off analysis for engineering reviews ...
SoC Power Lead, Memory Subsystem
Mountain View, CA · On-site
$188K - $197K/yr
Propose and drive power optimizations for the memory subsystem throughout the design process from concept to mass productization. * Drive power-performance trade-off analysis for engineering reviews ...
SoC Architect, Memory Subsystem
San Jose, CA · On-site
$124K - $208K/yr
Analyze PPA trade-offs and optimize memory subsystem performance, power consumption, and area ... Joining our team means collaborating alongside talented engineers from diverse technical ...
SoC Architect, Memory Subsystem
San Jose, CA · On-site
$124K - $208K/yr
Analyze PPA trade-offs and optimize memory subsystem performance, power consumption, and area ... Joining our team means collaborating alongside talented engineers from diverse technical ...
SoC Architect, Memory Subsystem
$124K - $208K/yr
Analyze PPA trade-offs and optimize memory subsystem performance, power consumption, and area ... Joining our team means collaborating alongside talented engineers from diverse technical ...
SoC Architect, Memory Subsystem
$124K - $208K/yr
Analyze PPA trade-offs and optimize memory subsystem performance, power consumption, and area ... Joining our team means collaborating alongside talented engineers from diverse technical ...
... engineers to take our GPU memory subsystem from first silicon power-on to production. What you'll ... Reviewing silicon design specifications, component datasheets, board schematics, and layout.
... engineers to take our GPU memory subsystem from first silicon power-on to production. What you'll ... Reviewing silicon design specifications, component datasheets, board schematics, and layout.
SoC Architect, Memory Subsystem
$124K - $208K/yr
Analyze PPA trade-offs and optimize memory subsystem performance, power consumption, and area ... Joining our team means collaborating alongside talented engineers from diverse technical ...
SoC Architect, Memory Subsystem
$124K - $208K/yr
Analyze PPA trade-offs and optimize memory subsystem performance, power consumption, and area ... Joining our team means collaborating alongside talented engineers from diverse technical ...
... engineers to take our GPU memory subsystem from first silicon power-on to production. What you'll ... Reviewing silicon design specifications, component datasheets, board schematics, and layout.
... engineers to take our GPU memory subsystem from first silicon power-on to production. What you'll ... Reviewing silicon design specifications, component datasheets, board schematics, and layout.
... engineers to take our GPU memory subsystem from first silicon power-on to production. What you'll ... Reviewing silicon design specifications, component datasheets, board schematics, and layout.
... engineers to take our GPU memory subsystem from first silicon power-on to production. What you'll ... Reviewing silicon design specifications, component datasheets, board schematics, and layout.
Overview As an HBM Memory Design Engineer in Micron's HBM Architecture Team, you will design ... Familiarity with DRAM, memory subsystem design, or high‑speed interface circuits. * Strong ...
Overview As an HBM Memory Design Engineer in Micron's HBM Architecture Team, you will design ... Familiarity with DRAM, memory subsystem design, or high‑speed interface circuits. * Strong ...
Aeronautical Engineer - Subsystem Design Engineer
Palmdale, CA · On-site
$114K - $171K/yr
Design and develop subsystem components (avionics, control surfaces, propulsion interfaces ... Perform trade studies, engineering analyses, and simulations (stress, aeroelasticity, thermal ...
Aeronautical Engineer - Subsystem Design Engineer
Palmdale, CA · On-site
$114K - $171K/yr
Design and develop subsystem components (avionics, control surfaces, propulsion interfaces ... Perform trade studies, engineering analyses, and simulations (stress, aeroelasticity, thermal ...
Role Summary We are looking for a Principal Design Engineer to lead RTL development and architecture updates for our Memory Controller subsystem, with deep expertise in the ARM CHI-G (Coherent Hub ...
Quick apply
Role Summary We are looking for a Principal Design Engineer to lead RTL development and architecture updates for our Memory Controller subsystem, with deep expertise in the ARM CHI-G (Coherent Hub ...
Aeronautical Engineer - Subsystem Design Engineer
El Segundo, CA · On-site
$114K - $171K/yr
Design and develop subsystem components (avionics, control surfaces, propulsion interfaces ... Perform trade studies, engineering analyses, and simulations (stress, aeroelasticity, thermal ...
Aeronautical Engineer - Subsystem Design Engineer
El Segundo, CA · On-site
$114K - $171K/yr
Design and develop subsystem components (avionics, control surfaces, propulsion interfaces ... Perform trade studies, engineering analyses, and simulations (stress, aeroelasticity, thermal ...
Aeronautical Engineer - Subsystem Design Engineer
El Segundo, CA · On-site
$114K - $171K/yr
Design and develop subsystem components (avionics, control surfaces, propulsion interfaces ... Perform trade studies, engineering analyses, and simulations (stress, aeroelasticity, thermal ...
Aeronautical Engineer - Subsystem Design Engineer
El Segundo, CA · On-site
$114K - $171K/yr
Design and develop subsystem components (avionics, control surfaces, propulsion interfaces ... Perform trade studies, engineering analyses, and simulations (stress, aeroelasticity, thermal ...
Aeronautical Engineer - Subsystem Design Engineer
Palmdale, CA · On-site
$114K - $171K/yr
Design and develop subsystem components (avionics, control surfaces, propulsion interfaces ... Perform trade studies, engineering analyses, and simulations (stress, aeroelasticity, thermal ...
Aeronautical Engineer - Subsystem Design Engineer
Palmdale, CA · On-site
$114K - $171K/yr
Design and develop subsystem components (avionics, control surfaces, propulsion interfaces ... Perform trade studies, engineering analyses, and simulations (stress, aeroelasticity, thermal ...
Memory Subsystem Design Engineer information
See salary details
$51.5K - $60.3K
1% of jobs
$60.3K - $69K
6% of jobs
$69K - $77.8K
10% of jobs
$82.1K is the 25th percentile. Wages below this are outliers.
$77.8K - $86.6K
16% of jobs
$86.6K - $95.4K
16% of jobs
The median wage is $95.7K / yr.
$95.4K - $104.1K
14% of jobs
$112.7K is the 75th percentile. Wages above this are outliers.
$104.1K - $112.9K
12% of jobs
$112.9K - $121.7K
11% of jobs
$121.7K - $130.5K
6% of jobs
$130.5K - $139.2K
4% of jobs
$139.2K - $148K
3% of jobs
$51.5K
$101.1K
$148K
How much do memory subsystem design engineer jobs pay per year?
What are popular job titles related to Memory Subsystem Design Engineer jobs?
For Memory Subsystem Design Engineer jobs, the most frequently searched job titles are:

Memory Subsystem Architect and Design Engineer
Santa Clara, CA • Hybrid
Full-time
Re-posted 10 days ago
Advanced Micro Devices rating
8.6
Based on 13 frontline employees who took The Breakroom Quiz
Job description
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
This is a leadership role in a dynamic, fast-paced environment focused on advancing cutting-edge network technologies within an AI-driven roadmap. You will lead and architect the memory subsystem of next-generation network hardware.
THE PERSON:
You possess deep expertise in memory hardware, with hands-on experience across recent generations of DDR5 and DDR4 in both design and debug. You will work closely with ASIC architects to evaluate and select memory controller IP/vendors, collaborate with silicon IP providers to optimize controller configurations, and partner with board designers to establish robust PCB trace design guidelines.
KEY RESPONSIBILITIES:
Hardware Architecture and Bring up:
- Lead the architecture and bring up of hardware systems and products involving next-gen memory subsystems.
Root Cause Analysis and Corrective Action:
- Investigate, hand-on debug and resolve next-gen and legacy memory issues, including root cause analysis and corrective action.
- Collaborate with IP and memory suppliers and vendors to resolve hardware-related issues.
- Develop and implement corrective actions to prevent future hardware failures.
Design and Implementation of Improvements:
- Identify opportunities for hardware improvements, second sourcing, and cost reductions.
- Develop and implement test plans to validate hardware improvements.
Documentation and Knowledge Transfer:
- Maintain and update technical documentation, including design documents, user manuals, and technical notes.
- Collaborate with knowledge management teams to ensure knowledge transfer and retention.
Collaboration and Communication:
- Collaborate with stakeholders, including product management, sales, and marketing, to understand customer requirements and market needs.
PREFERRED EXPERIENCE:
- Extensive experience in hardware engineering, with a focus on next-generation DDR5/DDR4 memory systems.
- Hands-on expertise in hardware troubleshooting, including component-level isolation, root cause analysis, repair, and rework.
- Strong foundation in hardware design principles, including circuit design, PCB layout, and system integration.
- Proficiency with hardware development tools, including CAD platforms (e.g., Altium, Cadence), simulation tools (e.g., SPICE), and scripting languages such as Python.
- Solid understanding of hardware validation and test methodologies, including debugging and failure analysis.
- Proficient in using memory test equipment, including logic and protocol analyzers.
- Excellent communication and collaboration skills, with the ability to work effectively across cross-functional teams.
- Strong analytical and problem-solving skills, with the ability to diagnose complex technical issues and deliver effective solutions.
- Demonstrated ability to prioritize tasks, manage multiple projects, and consistently meet deadlines.
ACADEMIC CREDENTIALS:
- Prefers MS in Electrical or Computer Engineering
This role is not eligible for visa sponsorship.
#LI-AG1
#LI-HYBRID
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Qualifications:Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Education:UNAVAILABLEEmployment Type: FULL_TIMEWhat Advanced Micro Devices employees say
Pay
Benefits
Hours and flexibility
Workplace
Get the full story on Breakroom
About Advanced Micro Devices (AMD)
Sourced by ZipRecruiter
Industry
Computer and electronic product manufacturing and manufacturing
Company size
5,001 - 10,000 Employees
Headquarters location
Sunnyvale, CA, US