ZipRecruiter

Log In

1

Subsystem Hardware Design Engineer Jobs (NOW HIRING)

SambaNova

Senior Hardware Design Engineer

Austin, TX · On-site

About the team The hardware design team writes the RTL for SambaNova's RDU, the processor behind ... Engineers own specific blocks inside a larger subsystem, working alongside the principal engineers ...

Tensordyne

Hardware Design Engineer

Sunnyvale, CA · On-site

... for a Hardware Design Engineer. You will be in a unique position to have ownership of a wide ... Solid understanding of CPU subsystems and modern power subsystem designs as well as expertise in HW ...

Tensordyne

Hardware Design Engineer

Sunnyvale, CA

... for a Hardware Design Engineer. You will be in a unique position to have ownership of a wide ... Solid understanding of CPU subsystems and modern power subsystem designs as well as expertise in HW ...

Sunhillo

Senior Hardware Design Engineer

West Berlin, NJ · On-site

$155K - $165K/yr

Hardware Engineering * Reports To: VP Hardware Engineering * FLSA Status: Exempt * Term ... subsystems. * Perform circuit design, schematic capture, simulation, component selection, and PCB ...

Ralliant

Hardware Design Engineer

Beaverton, OR · On-site

Position Summary We are seeking an entry-level Hardware Design Engineer to contribute to the design ... Our high-performance instruments, sensors, and subsystems fuel mission-critical advancements across ...

SambaNova

Senior Hardware Design Engineer

Austin, TX · On-site

... hardware design team writes the RTL for SambaNova's RDU, the processor behind our AI workload ... Engineers own specific blocks inside a larger subsystem, working alongside the principal engineers ...

Ralliant

Hardware Design Engineer

Beaverton, OR · On-site

Position Summary We are seeking an entry-level Hardware Design Engineer to contribute to the design ... Our high-performance instruments, sensors, and subsystems fuel mission-critical advancements across ...

Prattwhitney

$86K - $165K/yr

Design, model, simulate, and verify circuit and subsystem architecture for mixed‑signal hardware ... Science, Technology, Engineering or Mathematics (STEM) degree and a minimum of 5 years of relevant ...

next page

Showing results 1-20

All JobsTechnology JobsDesktop Support JobsDesktop Engineer JobsSubsystem Hardware Design Engineer Jobs

Subsystem Hardware Design Engineer information

See salary details

$69.5K

$147.5K

$215K

How much do subsystem hardware design engineer jobs pay per year?

As of Sep 11, 2026, the average yearly pay for subsystem hardware design engineer in the United States is $147,512.00, according to ZipRecruiter salary data. Most workers in this role earn between $120,000.00 and $174,000.00 per year, depending on experience, location, and employer.

What are popular job titles related to Subsystem Hardware Design Engineer jobs?

For Subsystem Hardware Design Engineer jobs, the most frequently searched job titles are:

Infographic showing various Subsystem Hardware Design Engineer job openings in the United States as of August 2026, with employment types broken down into 90% Full Time, 7% Part Time, and 3% Contract. Highlights an 81% Physical, 5% Hybrid, and 14% Remote job distribution, with an average salary of $147,512 per year, or $70.9 per hour.

Senior Hardware Design Engineer

Austin, TX • On-site

SambaNova
See more jobs at SambaNovaexternal

Full-time

Posted 23 days ago

Job description

About the team

The hardware design team writes the RTL for SambaNova's RDU, the processor behind our AI workload acceleration systems, covering the compute, memory, and networking subsystems. Engineers own specific blocks inside a larger subsystem, working alongside the principal engineers and architects who set its direction. A block stays with the engineer who wrote it through PPA closure, tapeout, and bring-up, so you debug your own design in silicon.

About the role

SambaNova Senior Hardware Design Engineers design component units of the Reconfigurable Dataflow Unit (RDU) ASICs deployed in our AI workload acceleration systems. You will work alongside principal engineers, architects, design verification engineers, and physical design engineers to implement innovative features in hardware that provide unique value to SambaNova.

In this role you will take ownership of blocks within a larger subsystem - contributing sections of the microarchitecture specification, writing and debugging the RTL, and carrying your blocks through implementation, tapeout, and silicon bring-up. You will grow your scope over time as you build depth in our architecture.

This role is onsite, based in either our San Jose, CA or Austin, TX office.

Responsibilities

Some of your responsibilities will include...

  • Work with principal engineers and architects to author sections of the microarchitecture specification for compute, memory, or networking subsystems.
  • Code, integrate, and debug SystemVerilog RTL for assigned blocks through the chip implementation and production lifecycle.
  • Meet Power, Performance, and Area (PPA) targets for your blocks using advanced digital design techniques for high-speed design.
  • Partner with design verification and physical design engineers to converge on functionality, timing, and area.
  • Implement SystemVerilog Assertions (SVA) and run lint, CDC, and LEC flows to check design intent and keep blocks clean.
  • Participate in design reviews, presenting your design decisions and incorporating feedback.
  • Support post-silicon bring-up and debug for the blocks you own.
  • Contribute to design flow improvements, including AI and automation in EDA tool methodologies.
Required qualifications
  • Master's degree in Computer Engineering or Electrical Engineering with 3-5 years of relevant experience, or Bachelor's degree with 5-7 years.
  • Solid foundation in computer architecture and digital logic design.
  • Strong SystemVerilog RTL design skills for high-speed, high-performance ASICs.
  • Experience making design decisions that trade off Power, Performance, and Area (PPA).
  • Working knowledge of industry-standard interconnects and protocols (e.g., AXI, PCIe, Ethernet, HBM/DDR).
  • Experience with digital logic synthesis tools and Static Timing Analysis (STA).
  • Proficiency with industry-standard tools for linting, Clock Domain Crossing (CDC), and Logical Equivalence Checking (LEC).
  • Experience implementing SystemVerilog Assertions (SVA) to check design intent.
  • Familiarity with tools and simulators for hardware performance analysis and tuning.
  • Familiarity with Git for managing release cycles.
  • Scripting skills in Python and Linux shell.
  • Ability to work onsite in San Jose, CA or Austin, TX.
Preferred qualifications
  • Exposure to a full ASIC development cycle through tapeout and production silicon.
  • Interest in or knowledge of AI workload acceleration techniques.
  • Experience with low-power design techniques (clock gating, DVFS) at advanced process nodes.
  • Exposure to emulation or FPGA prototyping platforms for pre-silicon validation.
 

Apply