Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer - someone who is excited to join a growing group of diverse ...
Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer - someone who is excited to join a growing group of diverse ...
Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer - someone who is excited to join a growing group of diverse ...
Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer - someone who is excited to join a growing group of diverse ...
Analog Layout Design Engineer
Santa Clara, CA · On-site
$237K/yr
Analog Layout Design Engineer Job Location: Santa Clara, CA (Onsite for 5 days a week) Job Type ... Experience in industry standard mask design/verification tools (Cadence/Synopsys, Calibre ) * Hands ...
Quick apply
Analog Layout Design Engineer
Santa Clara, CA · On-site
$237K/yr
Analog Layout Design Engineer Job Location: Santa Clara, CA (Onsite for 5 days a week) Job Type ... Experience in industry standard mask design/verification tools (Cadence/Synopsys, Calibre ) * Hands ...
Photo Engineer - Lithography & Mask Layout
Alhambra, CA · On-site
$73K - $110K/yr
The Photo Engineer - Lithography & Mask Layout position is a technical ownership role within an ... Lead mask and reticle layout design for all lithography layers, including: * Layer definition ...
Posted today
Photo Engineer - Lithography & Mask Layout
Alhambra, CA · On-site
$73K - $110K/yr
The Photo Engineer - Lithography & Mask Layout position is a technical ownership role within an ... Lead mask and reticle layout design for all lithography layers, including: * Layer definition ...
Posted today
Digital Layout Design Engineer
Santa Clara, CA · On-site
$144.60 - $263.80/hr
Exceed engineering specifications and expectations ... Use advanced CAD tools, mask design knowledge to layout corrections and robust physical design ...
Digital Layout Design Engineer
Santa Clara, CA · On-site
$144.60 - $263.80/hr
Exceed engineering specifications and expectations ... Use advanced CAD tools, mask design knowledge to layout corrections and robust physical design ...
You will work between our PIC and EIC design teams, our SI/PI and thermal engineers, and our supply ... Familiarity with mask and RDL vendor flows, GDS-based layout environments (Virtuoso, KLayout), and ...
You will work between our PIC and EIC design teams, our SI/PI and thermal engineers, and our supply ... Familiarity with mask and RDL vendor flows, GDS-based layout environments (Virtuoso, KLayout), and ...
Job Title: Analog Layout Design Engineer Job location: Santa Clara, CA, 95054 Job Duration: 3 ... Utilizing advanced CAD tools and mask design knowledge to deliver correct and robust layout that ...
Quick apply
Job Title: Analog Layout Design Engineer Job location: Santa Clara, CA, 95054 Job Duration: 3 ... Utilizing advanced CAD tools and mask design knowledge to deliver correct and robust layout that ...
RF/Analog Mixed Signal Design Engineer
$129K - $225K/yr
Drive mask design to implement layout views of designs and drive layout reviews. Run post-layout ... Experience in working with production test engineers to produce test plans and design for ...
RF/Analog Mixed Signal Design Engineer
$129K - $225K/yr
Drive mask design to implement layout views of designs and drive layout reviews. Run post-layout ... Experience in working with production test engineers to produce test plans and design for ...
You will work between our PIC and EIC design teams, our SI/PI and thermal engineers, and our supply ... Familiarity with mask and RDL vendor flows, GDS-based layout environments (Virtuoso, KLayout), and ...
You will work between our PIC and EIC design teams, our SI/PI and thermal engineers, and our supply ... Familiarity with mask and RDL vendor flows, GDS-based layout environments (Virtuoso, KLayout), and ...
RF/Analog Mixed Signal Design Engineer
$184K - $324K/yr
Drive mask design to implement layout views of designs and drive layout reviews. Run post-layout ... Experience in working with production test engineers to produce test plans and design for ...
RF/Analog Mixed Signal Design Engineer
$184K - $324K/yr
Drive mask design to implement layout views of designs and drive layout reviews. Run post-layout ... Experience in working with production test engineers to produce test plans and design for ...
Analog IC Design Engineer, High-Speed
Mountain View, CA · On-site
$238K/yr
As a member of the analog team, you'll collaborate with our architects and engineers to develop ... Drive block-level floorplan, mask design views, and their reviews * Run post-layout and mixed ...
Analog IC Design Engineer, High-Speed
Mountain View, CA · On-site
$238K/yr
As a member of the analog team, you'll collaborate with our architects and engineers to develop ... Drive block-level floorplan, mask design views, and their reviews * Run post-layout and mixed ...
RF/Analog Mixed Signal Design Engineer
Cupertino, CA · On-site
$129.30 - $225.30/hr
Drive mask design to implement layout views of designs and drive layout reviews. * Run ... Experience in working with production test engineers to produce test plans and design for ...
RF/Analog Mixed Signal Design Engineer
Cupertino, CA · On-site
$129.30 - $225.30/hr
Drive mask design to implement layout views of designs and drive layout reviews. * Run ... Experience in working with production test engineers to produce test plans and design for ...
Analog Circuit Design Engineer
Cupertino, CA · On-site
$249K/yr
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering with 10+ years of relevant ...
Analog Circuit Design Engineer
Cupertino, CA · On-site
$249K/yr
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering with 10+ years of relevant ...
Analog IC Design Engineer
Cupertino, CA · On-site
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering with 10+ years of relevant ...
Analog IC Design Engineer
Cupertino, CA · On-site
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering with 10+ years of relevant ...
All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration ...
All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration ...
Analog IC Design Engineer
Cupertino, CA · On-site
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering with 10+ years of relevant ...
Analog IC Design Engineer
Cupertino, CA · On-site
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering with 10+ years of relevant ...
Wireless Design Engineer
San Diego, CA · On-site
As a Wireless Design Engineer, you will be responsible for RTL design of wireless MAC and its interface with the rest of the wireless SoC. You will interact with the software team, wireless system ...
Wireless Design Engineer
San Diego, CA · On-site
As a Wireless Design Engineer, you will be responsible for RTL design of wireless MAC and its interface with the rest of the wireless SoC. You will interact with the software team, wireless system ...
Analog IC Design Engineer
Cupertino, CA · On-site
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering Required. Preferred ...
Analog IC Design Engineer
Cupertino, CA · On-site
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering Required. Preferred ...
Analog IC Design Engineer
Cupertino, CA · On-site
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering Required. Preferred ...
Analog IC Design Engineer
Cupertino, CA · On-site
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering Required. Preferred ...
Analog IC Design Engineer
Cupertino, CA · On-site
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering with 10+ years of relevant ...
Analog IC Design Engineer
Cupertino, CA · On-site
Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... Minimum Qualifications Bachelor's of Science in Electric Engineering with 10+ years of relevant ...
Mask Design Engineer information
See California salary details
$44.4K - $57K
4% of jobs
$57K - $69.6K
2% of jobs
$69.6K - $82.2K
12% of jobs
$92.5K is the 25th percentile. Wages below this are outliers.
$82.2K - $94.8K
9% of jobs
$94.8K - $107.4K
11% of jobs
The median wage is $119.1K / yr.
$107.4K - $120K
14% of jobs
$120K - $132.6K
22% of jobs
$135K is the 75th percentile. Wages above this are outliers.
$132.6K - $145.3K
9% of jobs
$145.3K - $157.9K
9% of jobs
$157.9K - $170.5K
3% of jobs
$170.5K - $183.1K
6% of jobs
$44.4K
$119.3K
$183.1K
How much do mask design engineer jobs pay per year?
What are some common challenges faced by mask design engineers during the IC layout process?
What is the difference between Mask Design Engineer vs Photomask Fabrication Engineer?
| Aspect | Mask Design Engineer | Photomask Fabrication Engineer |
|---|---|---|
| Primary Role | Designs photomasks used in semiconductor manufacturing | Manufactures and inspects photomasks based on design specifications |
| Skills & Certifications | Knowledge of CAD tools, semiconductor processes, optical design | Experience with lithography, cleanroom protocols, quality control |
| Work Environment | Design labs, CAD rooms, collaboration with chip designers | Cleanrooms, fabrication facilities, equipment operation |
| Industry Usage | Used in semiconductor and electronics manufacturing | Used in photomask production for chip fabrication |
While both roles are essential in semiconductor manufacturing, the Mask Design Engineer focuses on creating the design files for photomasks, whereas the Photomask Fabrication Engineer handles the physical production and quality control of these masks. Both positions require specialized skills and work closely within the same industry but serve different stages of the mask creation process.
What are the key skills and qualifications needed to thrive as a mask design engineer?
What is a mask design engineer?

Nvidia rating
9.6
Based on 17 frontline employees who took The Breakroom Quiz
7th of 243 rated software companies
Job description
Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer - someone who is excited to join a growing group of diverse individuals responsible for handling high-speed mixed-signal circuit designs!
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our life's work, to amplify human creativity and intelligence. Join our dynamic team today!
What you'll be doing:
The role entails working collaboratively and multi-functionally with a multi-disciplinary team of Circuit designers and mask designers.
Perform physical layout for digital and mixed-signal functions like clock generators, op-amps, sensors, security circuits, power delivery circuits in state-of-the-art sub-micron CMOS technologies using Cadence tools
You'll work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.
Job duties will include floor planning, custom layout and verifying against design rules and schematics.
Fill, post-processing, DRC mitigation, and foundry interactions
What we need to see:
BS in Electrical Engineering (or equivalent experience)
At least 7+ years of hands-on layout design experience
Deep understanding of analog circuit layout concepts in submicron CMOS technologies. Validated experience with Cadence custom circuit design tools - particularly virtuoso
Experience running and debugging DRC and LVS with verification tools such as Dracula, Hercules, Calibre
Leadership experience mentoring and assisting junior mask designers, implementing standard processes for the team, and keeping checklists for optimal layout design.
Communicate with diverse team of mask designers across geographies and timezones.
Ability to work optimally in a team, good interpersonal skills and positive energy.
Proficiency in scripting languages like perl, python, skill etc. is a plus.
Knowledge of layout automation is a definite plus.
NVIDIA is a pioneer in bringing groundbreaking technology to new markets. We have some of the most forward-thinking and hardworking people in the world working with us. If you're creative and autonomous, we want to hear from you!
#LI-Hybrid
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 132,000 USD - 207,000 USD.You will also be eligible for equity and benefits.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.About Nvidia
Sourced by ZipRecruiter
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology--and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent.
Industry
Computer and electronic product manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1993