Collaborate closely with Architecture, RTL Design, DV, Physical Design (PD), Design-for-Test (DFT ... Champion high-quality engineering execution and contribute to delivering cutting-edge, custom IP ...
Collaborate closely with Architecture, RTL Design, DV, Physical Design (PD), Design-for-Test (DFT ... Champion high-quality engineering execution and contribute to delivering cutting-edge, custom IP ...
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, NC · On-site
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer About the Role ... Expertise in digital signal processing, RTL design, and digital architecture. * Strong knowledge of:
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, NC · On-site
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer About the Role ... Expertise in digital signal processing, RTL design, and digital architecture. * Strong knowledge of:
Senior ASIC Front End Infrastructure Engineer
$104K - $142K/yr
NVIDIA is seeking elite ASIC Infrastructure engineers to deliver the tooling and environment that enables DV and RTL Design for the world's leading GPUs. This position offers the opportunity to have ...
Senior ASIC Front End Infrastructure Engineer
$104K - $142K/yr
NVIDIA is seeking elite ASIC Infrastructure engineers to deliver the tooling and environment that enables DV and RTL Design for the world's leading GPUs. This position offers the opportunity to have ...
Lead Design Engineer
Cary, NC · On-site
$104K - $137K/yr
Work on RTL synthesis and floorplanning * Build clock trees and perform optimizations * Close ... Interface with Front End RTL design teams and Back End Verification teams Position Requirements ...
Lead Design Engineer
Cary, NC · On-site
$104K - $137K/yr
Work on RTL synthesis and floorplanning * Build clock trees and perform optimizations * Close ... Interface with Front End RTL design teams and Back End Verification teams Position Requirements ...
... RTL to achieve design targets You will be working with architects, designers, verification and VLSI teams to accomplish your tasks What we need to see: BS or MS in electrical engineering or computer ...
... RTL to achieve design targets You will be working with architects, designers, verification and VLSI teams to accomplish your tasks What we need to see: BS or MS in electrical engineering or computer ...
Senior ASIC Front End Infrastructure Engineer
Durham, NC · On-site
$104K - $142K/yr
NVIDIA is seeking elite ASIC Infrastructure engineers to deliver the tooling and environment thatenables DV and RTL Design for the world's leading GPUs. This position offers the opportunity to have a ...
Senior ASIC Front End Infrastructure Engineer
Durham, NC · On-site
$104K - $142K/yr
NVIDIA is seeking elite ASIC Infrastructure engineers to deliver the tooling and environment thatenables DV and RTL Design for the world's leading GPUs. This position offers the opportunity to have a ...
Senior ASIC Power Engineer
Durham, NC · On-site
We are now looking for a Senior ASIC Power Engineer! NVIDIA is seeking extraordinary power ... efficient RTL to achieve design targets * You will be working with architects, designers ...
Senior ASIC Power Engineer
Durham, NC · On-site
We are now looking for a Senior ASIC Power Engineer! NVIDIA is seeking extraordinary power ... efficient RTL to achieve design targets * You will be working with architects, designers ...
MTS Digital Engineering
Morrisville, NC · Hybrid
$58K - $108K/yr
Overview As a New College Graduate Design Engineer, the full-time position candidate will be responsible for specifying, architecting, implementing, and simulating RTL components. The individual will ...
MTS Digital Engineering
Morrisville, NC · Hybrid
$58K - $108K/yr
Overview As a New College Graduate Design Engineer, the full-time position candidate will be responsible for specifying, architecting, implementing, and simulating RTL components. The individual will ...
Our team is responsible for development and support of infrastructure tools used by design engineers for build and verification of architectural, rtl, and gate level designs. As a software engineer ...
Our team is responsible for development and support of infrastructure tools used by design engineers for build and verification of architectural, rtl, and gate level designs. As a software engineer ...
MTS Digital Engineering
Morrisville, NC · Hybrid
$58K - $108K/yr
As a New College Graduate Design Engineer, the full-time position candidate will be responsible for specifying, architecting, implementing, and simulating RTL components. The individual will work ...
MTS Digital Engineering
Morrisville, NC · Hybrid
$58K - $108K/yr
As a New College Graduate Design Engineer, the full-time position candidate will be responsible for specifying, architecting, implementing, and simulating RTL components. The individual will work ...
MTS Digital Engineering
Morrisville, NC · On-site
$58K - $108K/yr
Overview As a New College Graduate Design Engineer, the full-time position candidate will be responsible for specifying, architecting, implementing, and simulating RTL components. The individual will ...
MTS Digital Engineering
Morrisville, NC · On-site
$58K - $108K/yr
Overview As a New College Graduate Design Engineer, the full-time position candidate will be responsible for specifying, architecting, implementing, and simulating RTL components. The individual will ...
Our team is responsible for development and support of infrastructure tools used by design engineers for build and verification of architectural, rtl, and gate level designs. As a software engineer ...
Our team is responsible for development and support of infrastructure tools used by design engineers for build and verification of architectural, rtl, and gate level designs. As a software engineer ...
Our team is responsible for development and support of infrastructure tools used by design engineers for build and verification of architectural, rtl, and gate level designs. As a software engineer ...
Our team is responsible for development and support of infrastructure tools used by design engineers for build and verification of architectural, rtl, and gate level designs. As a software engineer ...
Our team is responsible for development and support of infrastructure tools used by design engineers for build and verification of architectural, rtl, and gate level designs. As a software engineer ...
Our team is responsible for development and support of infrastructure tools used by design engineers for build and verification of architectural, rtl, and gate level designs. As a software engineer ...
Senior ASIC Timing Engineer
Durham, NC · On-site
NVIDIA is looking for best-in-class Senior ASIC Timing Design Engineers to join our outstanding ... Help in driving frontend and backend implementation from RTL to gds2, including synthesis ...
Senior ASIC Timing Engineer
Durham, NC · On-site
NVIDIA is looking for best-in-class Senior ASIC Timing Design Engineers to join our outstanding ... Help in driving frontend and backend implementation from RTL to gds2, including synthesis ...
Senior ASIC Timing Engineer
Durham, NC · On-site
NVIDIA is looking for best-in-class Senior ASIC Timing Design Engineers to join our outstanding ... Help in driving frontend and backend implementation from RTL to gds2, including synthesis ...
Senior ASIC Timing Engineer
Durham, NC · On-site
NVIDIA is looking for best-in-class Senior ASIC Timing Design Engineers to join our outstanding ... Help in driving frontend and backend implementation from RTL to gds2, including synthesis ...
Senior Design Verification Engineer - GPU Memory Subsystem
Durham, NC · On-site
$150 - $200/hr
Actively collaborate with RTL, DV, FV, and Arch teams to then develop and implement design ... for our GPU ASIC memory subsystem IP.* Perform functional and performance verification using ...
Senior Design Verification Engineer - GPU Memory Subsystem
Durham, NC · On-site
$150 - $200/hr
Actively collaborate with RTL, DV, FV, and Arch teams to then develop and implement design ... for our GPU ASIC memory subsystem IP.* Perform functional and performance verification using ...
... implementation of ASIC and processor designs. Other teams focus on timing analysis for future ... Collaborate with RTL,Synthesis, andother Design teamsto resolve congestion & timingbottlenecks, and ...
... implementation of ASIC and processor designs. Other teams focus on timing analysis for future ... Collaborate with RTL,Synthesis, andother Design teamsto resolve congestion & timingbottlenecks, and ...
... implementation of ASIC and processor designs. Other teams focus on timing analysis for future ... Collaborate with RTL,Synthesis, andother Design teamsto resolve congestion & timingbottlenecks, and ...
... implementation of ASIC and processor designs. Other teams focus on timing analysis for future ... Collaborate with RTL,Synthesis, andother Design teamsto resolve congestion & timingbottlenecks, and ...
... implementation of ASIC and processor designs. Other teams focus on timing analysis for future ... Collaborate with RTL,Synthesis, andother Design teamsto resolve congestion & timingbottlenecks, and ...
New
... implementation of ASIC and processor designs. Other teams focus on timing analysis for future ... Collaborate with RTL,Synthesis, andother Design teamsto resolve congestion & timingbottlenecks, and ...
New
Locum Asic Rtl Design Engineer information
See Raleigh, NC salary details
$91.4K - $100.9K
16% of jobs
$100.9K - $110.5K
3% of jobs
$110.5K - $120K
4% of jobs
$122.8K is the 25th percentile. Wages below this are outliers.
$120K - $129.6K
6% of jobs
The median wage is $135.6K / yr.
$129.6K - $139.1K
33% of jobs
$139.1K - $148.6K
3% of jobs
$148.6K - $158.2K
2% of jobs
$164.5K is the 75th percentile. Wages above this are outliers.
$158.2K - $167.7K
12% of jobs
$167.7K - $177.3K
5% of jobs
$177.3K - $186.8K
4% of jobs
$186.8K - $196.4K
12% of jobs
$91.4K
$146K
$196.4K
How much do locum asic rtl design engineer jobs pay per year?
What is the difference between Locum Asic Rtl Design Engineer vs Contract Asic Rtl Design Engineer?
| Aspect | Locum Asic Rtl Design Engineer | Contract Asic Rtl Design Engineer |
|---|---|---|
| Credentials | Typically requires relevant engineering degrees and RTL design experience | Similar credentials, often with specific RTL design certifications |
| Work Environment | Temporary, short-term assignments often in multiple locations | Project-based roles, usually in a fixed location or remote |
| Employer Usage | Used by agencies or companies needing immediate, short-term expertise | Engaged by companies or staffing agencies for project-specific work |
Both roles involve RTL design skills for ASIC development, but a Locum Asic Rtl Design Engineer typically fills short-term, temporary positions, often through staffing agencies, while a Contract Asic Rtl Design Engineer is engaged for specific projects with defined durations. The main difference lies in the nature and duration of employment, but both require similar technical credentials and work environments.
What are the most commonly searched types of Asic Rtl Design Engineer jobs in Raleigh, NC?
The most popular types of Asic Rtl Design Engineer jobs in Raleigh, NC are:
What are popular job titles related to Locum Asic Rtl Design Engineer jobs in Raleigh, NC?
For Locum Asic Rtl Design Engineer jobs in Raleigh, NC, the most frequently searched job titles are:
What job categories do people searching Locum Asic Rtl Design Engineer jobs in Raleigh, NC look for?
The top searched job categories for Locum Asic Rtl Design Engineer jobs in Raleigh, NC are:

Microsoft rating
8.6
Based on 134 frontline employees who took The Breakroom Quiz
70th of 247 rated software companies
Job description
Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.
As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Artificial Intelligence System on Chip (AISoC) team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.
We are looking for a Principal Subsystem Design Engineer to join the team.
#SCHIE
Responsibilities
- Provide technical leadership for Memory Subsystem development as a Design engineer, driving solutions from architecture and microarchitecture through silicon bring-up.
- Lead the design, integration, and verification of high-performance, complex SoC subsystems, with a focus on memory technologies, bandwidth, latency, utilization, power, and overall system efficiency.
- Collaborate closely with Architecture, RTL Design, DV, Physical Design (PD), Design-for-Test (DFT), Firmware, and Post-Silicon teams to resolve system-level issues and deliver robust silicon.
- Drive vertical and horizontal IP/component reuse across projects and platforms, ensuring scalable and efficient subsystem architectures.
- Provide technical leadership through mentorship, design reviews, code reviews, and cross-functional collaboration, helping to establish and maintain engineering best practices.
- Develop and optimize subsystem architectures involving PCIe, HBM, imaging and control subsystems, interconnect fabrics, AMBA AXI/CHI protocols, DMA engines, NoCs, and high-throughput data buffering and movement.
- Drive design implementation, including microarchitecture specification, RTL development and integration using Verilog/SystemVerilog, synthesis, timing constraints, floor-planning considerations, performance optimization, and design-quality closure including CDC, lint, and RDC.
- Debug complex design and system-level issues across simulation, emulation, and silicon, working across disciplines to identify root causes and implement effective solutions.
- Drive execution in an Agile development environment, including sprint planning, feature deployment, code reviews, issue resolution, and continuous improvement of design and verification processes.
- Champion high-quality engineering execution and contribute to delivering cutting-edge, custom IP and SoC solutions that meet demanding performance, power, efficiency, and schedule requirements.
Qualifications
Required Qualifications:
- Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
- OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
- OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
- OR equivalent experience.
Other Requirements:
- Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.
- This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
Preferred Qualifications:
- 9+ years of experience in RTL design with a proven track record of delivering high-performance IP, SS, or SoC designs such as PCIe, DDR, or HBM.
- Expertise in microarchitecture specification, RTL coding, and design verification collaboration.
- Experience in synthesis, timing constraints, power / performance / area (PPA) trade-offs and post-silicon debug.
- Experience with design quality and static checks, DFT implementation and hand off to physical design.
- Lead experience for an IP or SS related to CPUs, VPUs, GPUs, Direct Memory Access (DMA) engine, Tensor unit, or similar
- Experience with lead roles across cross-functional / cross-time-zone engineering teams
- Experience of working on Artificial Intelligence (AI) / Machine Learning (ML) SoCs
- Experience in Scripting language such as Python or Perl
Silicon Engineering IC5 - The typical base pay range for this role across the U.S. is USD $142,800 - $274,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $188,000 - $304,200 per year.
Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay
This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.
Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.
What Microsoft employees say
Pay
Benefits
Hours and flexibility
Workplace
Get the full story on Breakroom
About Microsoft
Sourced by ZipRecruiter
Our infrastructure is comprised of a large global portfolio of more than 100 datacenters and 1 million servers. Our foundation is built upon and managed by a team of subject matter experts working to support services for more than 1 billion customers and 20 million businesses in over 90 countries worldwide. With environmental sustainability and optimization at the forefront of our datacenter design and operations, we continue to grow and evolve as we meet the ever-changing business demands that hold Microsoft as a world-class cloud provider.
Industry
Computer and computer peripheral equipment and software wholesalers
Company size
10,000+ Employees
Headquarters location
Redmond, WA, US
Year founded
1975