ZipRecruiter

Log In

1

Junior Rtl Design Engineer Jobs in Phoenix, AZ (NOW HIRING)

Honeywell

Lead FPGA Design Engineer

Phoenix, AZ · Hybrid

$122.10K - $168.30K/yr

... junior engineers YOU MUST HAVE - Bachelor's degree from an accredited institution in a technical discipline such as the sciences, technology, engineering, or mathematics - 10+ years of FPGA Design ...

Viasat

FPGA Engineer (Space)

Tempe, AZ · On-site

$164.50K - $246.50K/yr

Own the architecture, design, and implementation of FPGA based digital systems * Develop RTL in ... Bachelor Degree in Electrical Engineering, Computer Engineering or a related field * 6+ years FPGA ...

Viasat, Inc.

FPGA Engineer (Space)

Tempe, AZ · On-site

$164.50K - $246.50K/yr

Own the architecture, design, and implementation of FPGA based digital systems * Develop RTL in ... Bachelor Degree in Electrical Engineering, Computer Engineering or a related field * 6+ years FPGA ...

RTX

Senior Mixed Signal Design Engineer

Phoenix, AZ · On-site

Raytheon Vision Systems is seeking a talented Senior Mixed Signal Design Engineer to join our ... Modelling experience with System Verilog/Real Modelling/Verilog AMS and coding synthesizable RTL.

Raytheon

Senior FPGA Design Engineer

Phoenix, AZ

$122.10K - $168.30K/yr

Lead small teams and mentor junior engineers * Support internal and external technical reviews ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...

Viasat

Senior Hardware Design Engineer - Space

Tempe, AZ

$193.50K - $290.50K/yr

Mentor and technically guide junior and midlevel engineers across hardware and firmware disciplines ... module design, programmable logic, DSP, and embedded systems Handson experience with Xilinx and ...

Viasat

Senior Wire Harness Design Engineer

Tempe, AZ

$176K - $264K/yr

Mentor more junior level members of the team and provide recommendations. Your strong communication ... Generate sophisticated cable and harness design packages * Lead group discussions. * Mentor junior ...

next page

Showing results 1-20

People also search for

All JobsJunior Rtl Design Engineer JobsJunior Rtl Design Engineer Jobs in Phoenix, AZ

Junior Rtl Design Engineer information

See Phoenix, AZ salary details

$33.3K

$71.3K

$108.7K

How much do junior rtl design engineer jobs pay per year?

As of May 28, 2026, the average yearly pay for junior rtl design engineer in Phoenix, AZ is $71,290.00, according to ZipRecruiter salary data. Most workers in this role earn between $48,200.00 and $79,400.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Junior RTL Design Engineer, and why are they important?

To thrive as a Junior RTL Design Engineer, a solid background in digital logic design, hardware description languages (such as Verilog or VHDL), and a relevant engineering degree are essential. Experience with simulation and synthesis tools (like ModelSim, Synopsys, or Xilinx Vivado) and a basic understanding of ASIC or FPGA flows are typically required. Strong analytical thinking, attention to detail, and effective teamwork skills help individuals excel in translating specifications into efficient hardware designs. These skills ensure accurate, reliable, and high-performance digital circuit development, which is crucial for meeting project goals and industry standards.

What are some common challenges faced by Junior RTL Design Engineers when transitioning from academic projects to industry roles?

Junior RTL Design Engineers often find the transition from academic projects to industry roles challenging due to the increased complexity and scale of commercial designs. In industry, there is a strong emphasis on meeting strict timing, power, and area requirements, as well as adhering to rigorous verification and documentation standards. Collaboration with verification, physical design, and software teams is essential, and juniors may need to quickly adapt to using industry-standard EDA tools and workflows. Gaining proficiency in debugging and understanding legacy codebases are also typical hurdles. However, most teams provide mentorship and structured onboarding to help new engineers succeed.

What are Junior RTL Design Engineers?

Junior RTL Design Engineers are entry-level professionals who work on designing and verifying the Register Transfer Level (RTL) logic for digital integrated circuits. They typically use hardware description languages like Verilog or VHDL to describe and simulate the functionality of hardware blocks according to specifications. Their responsibilities often include coding, simulation, debugging, and collaborating with senior engineers to ensure the design meets performance and functional requirements. This role is crucial in the process of creating chips and digital systems used in various electronic devices.

What is the difference between Junior Rtl Design Engineer vs Digital Design Engineer?

AspectJunior Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or related field; some certificationsBachelor's or higher in Electrical/Electronic Engineering; certifications vary
Work EnvironmentDesign teams in semiconductor or electronics companiesDesign and development teams in similar industries
Employer & Industry UsageCommonly employed in chip design, FPGA, ASIC developmentUsed in digital circuit and system design across industries

Both roles involve digital circuit design, but Junior Rtl Design Engineers focus more on RTL coding and verification, while Digital Design Engineers may handle broader digital system development. The roles often overlap in skills and work environment, with the main difference being scope and experience level.

What are popular job titles related to Junior Rtl Design Engineer jobs in Phoenix, AZ? For Junior Rtl Design Engineer jobs in Phoenix, AZ, the most frequently searched job titles are:
What job categories do people searching Junior Rtl Design Engineer jobs in Phoenix, AZ look for? The top searched job categories for Junior Rtl Design Engineer jobs in Phoenix, AZ are:
Junior Rtl Design Engineer jobs near you
Lead FPGA Design Engineer

Lead FPGA Design Engineer

Honeywell

Phoenix, AZ • Hybrid

$122.10K - $168.30K/yr

Full-time

Posted 4 days ago

Honeywell rating

8.3

Company rating: 8.3 out of 10

Based on 177 frontline employees who took The Breakroom Quiz

62nd of 511 rated manufacturers

Job description

Lead a team that designs, verifies, integrates and tests complex aerospace products within Honeywell Platforms COE. You will technically lead projects and participate on audits. You will develop new products, processes, standards or operational plans in support of the organization's business strategies.

You will be responsible for coding, running simulations, synthesis, creating test benches, and preparation of documentation. You will work closely with world class hardware and software engineers during planning, requirements and architecture, design, test and integration phases. Key Responsibilities - Be a Technical Lead - VHDL, DSP, STA Knowledge - Xilinx FPGA Design and Development - IC Experience - Project planning - Create Quotation Estimates - Build Requirements, Design and Simulation - Conduct Code Synthesis - Integration and Test Support - Provide Customer Support - Prepare Documentation - Mentor junior engineers YOU MUST HAVE - Bachelor's degree from an accredited institution in a technical discipline such as the sciences, technology, engineering, or mathematics - 10+ years of FPGA Design Experience, preferably using Xilinx devices and tools - Three years' experience in Semiconductor Engineering (Digital and/or Mixed-signal) WE VALUE - Degree in Electrical Engineering or Computer Engineering - Professional knowledge of DO-254 Airborne Electronic Hardware development lifecycle.

- Professional knowledge of VHDL or Verilog, both are desirable - Professional knowledge of ASIC /FPGA Radiation Hardening techniques - Strong technical and project and problem-solving skills. - Experience technically managing people. - Some experience with Analog, Systems, Controls, Filters, Servo Loops, Op Amp designs - Strong experience in Xilinx FPGA/SOC development, ASICs - Some software coding skills, preferably using C - Strong DSP design experience involving filters, servo loops, multirate systems.

- MATLAB/Simulink design and simulation skills - Some LabVIEW experience. - Scripting language skills - e.g., Perl, Shell, TCL - Knowledge of simulators, STA tools, synthesis, and routing tools, AMBA, I2C, SPI - Strong technical problem-solving skills - Windows OS and LINUX OS and Microsoft office suite tools proficiency - Effective and clear communication skills and good ability to work with others. - Work accurately with excellent attention to detail - Ability to work simultaneously on multiple projects and follow up on responsibilities

- Self-starter who requires minimal oversight U.S. PERSON REQUIREMENTS Due to compliance with U.S. export control laws and regulations, candidate must be a U.S

Person, which is defined as, a U.S. citizen, a U.S. permanent resident, or have protected status in the U.S

under asylum or refugee status or have the ability to obtain an export authorization. #Li-Hybrid

What Honeywell employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Honeywell logo

About Honeywell

Sourced by ZipRecruiter

Honeywell is charging into the Industrial IoT revolution with the establishment of Honeywell Connected Enterprise (HCE), building on our heritage of invention and deep, on-the-ground industry expertise. HCE is the leading industrial disruptor, building and connecting software solutions to streamline and centralize the assets, people and processes that help our customers make smarter, more accurate business decisions. Moving at the speed of software, we are creating, innovating and delivering solutions fast, challenging the way things have always been done, piloting new ways for all of us to work, and expecting our successes to set new standards for our customers and for Honeywell. The Chief Architect for Honeywell Connected Enterprise will lead a team of architects and system engineers responsible for the design of applications and infrastructure that deliver high value outcomes for customers in industrial, buildings, distribution centers, and aerospace vertical markets. The Chief Architect will work directly with leadership, development teams, and offering management to design well integrated solutions that utilize software platforming to encourage reuse and speed to market.

Industry

Furniture manufacturing

Company size

10,000+ Employees

Headquarters location

Charlotte, NC, US

Year founded

1906

View All Honeywell Jobs

Apply