The Principal Engineer will serve as the technical leader for the IO subsystem, driving architecture, RTL implementation, and design automation strategy, while partnering closely with system ...
The Principal Engineer will serve as the technical leader for the IO subsystem, driving architecture, RTL implementation, and design automation strategy, while partnering closely with system ...
Experience in RTL design and design verification, preferred * Ability to create and present design reviews, test/characterization plans * Programming skills highly desirable, e.g. PERL, Python, SKIL ...
Experience in RTL design and design verification, preferred * Ability to create and present design reviews, test/characterization plans * Programming skills highly desirable, e.g. PERL, Python, SKIL ...
Digital IC Design Engineer - USB Products
Dallas, TX · On-site
$123K/yr
Responsibilities include RTL design, design verification, and DFT, and being a technical ... As a design engineer, you will prepare test methods and specifications, assist in preparation of ...
Digital IC Design Engineer - USB Products
Dallas, TX · On-site
$123K/yr
Responsibilities include RTL design, design verification, and DFT, and being a technical ... As a design engineer, you will prepare test methods and specifications, assist in preparation of ...
Over 4 years working in custom design verification (schematic‑based) or RTL design verification ... Master's degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent ...
Over 4 years working in custom design verification (schematic‑based) or RTL design verification ... Master's degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent ...
Staff Engineer AI/ML
$143K - $275K/yr
We are seeking an experienced CPU IP Design Engineer. Responsible for Defining, leading and owning RTL development of our latest AI-enabled RISC-V CPU core. The candidate will be responsible for all ...
Staff Engineer AI/ML
$143K - $275K/yr
We are seeking an experienced CPU IP Design Engineer. Responsible for Defining, leading and owning RTL development of our latest AI-enabled RISC-V CPU core. The candidate will be responsible for all ...
Senior Staff Digital Design Engineer Plano, Texas, United States Sense the power of light ams OSRAM ... Translate customer and system requirements into optimized RTL architectures and high-quality ...
Senior Staff Digital Design Engineer Plano, Texas, United States Sense the power of light ams OSRAM ... Translate customer and system requirements into optimized RTL architectures and high-quality ...
Staff Engineer AI/ML
Richardson, TX · On-site
$143K - $275K/yr
Summary of Role We are seeking an experienced CPU IP Design Engineer. Responsible for Defining, leading and owning RTL development of our latest AI-enabled RISC-V CPU core. The candidate will be ...
Staff Engineer AI/ML
Richardson, TX · On-site
$143K - $275K/yr
Summary of Role We are seeking an experienced CPU IP Design Engineer. Responsible for Defining, leading and owning RTL development of our latest AI-enabled RISC-V CPU core. The candidate will be ...
Staff Wireless IC Digital Designer
Dallas, TX · On-site
$134K/yr
Staff Wireless Digital Design Engineer About the Role As a Senior Staff Wireless IC Digital ... Perform RTL design of block-level IP. * Perform RTL design and integration of RFIC architectures.
Staff Wireless IC Digital Designer
Dallas, TX · On-site
$134K/yr
Staff Wireless Digital Design Engineer About the Role As a Senior Staff Wireless IC Digital ... Perform RTL design of block-level IP. * Perform RTL design and integration of RFIC architectures.
DFT Engineer
Plano, TX · Remote
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ... Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and ...
Quick apply
DFT Engineer
Plano, TX · Remote
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ... Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and ...
ASIC DFT Engineer
Plano, TX · Remote
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ... Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and ...
Quick apply
ASIC DFT Engineer
Plano, TX · Remote
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ... Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and ...
As a Design Engineer at Micron Technology, Inc., you will be responsible for designing and ... Prior register‑transfer level (RTL) design flow experience in DRAM or foundry processes.
As a Design Engineer at Micron Technology, Inc., you will be responsible for designing and ... Prior register‑transfer level (RTL) design flow experience in DRAM or foundry processes.
Junior Design Engineer
Plano, TX · On-site
$65K - $85K/yr
Description The Junior Design Engineer will be a member of the Product Evolution Process, with a major focus on the design, development, and improvement of state-of-the-art power converters. * AC/DC ...
Junior Design Engineer
Plano, TX · On-site
$65K - $85K/yr
Description The Junior Design Engineer will be a member of the Product Evolution Process, with a major focus on the design, development, and improvement of state-of-the-art power converters. * AC/DC ...
Junior Design Engineer
Plano, TX · On-site
$65K - $85K/yr
The Junior Design Engineer will be a member of the Product Evolution Process, with a major focus on the design, development, and improvement of state-of-the-art power converters. * AC/DC Converters
Junior Design Engineer
Plano, TX · On-site
$65K - $85K/yr
The Junior Design Engineer will be a member of the Product Evolution Process, with a major focus on the design, development, and improvement of state-of-the-art power converters. * AC/DC Converters
ASIC Engineer - Remote
Plano, TX · Remote
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ... Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and ...
Quick apply
ASIC Engineer - Remote
Plano, TX · Remote
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ... Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and ...
Lead ASIC DFT Engineer
Plano, TX · Remote
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ... Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and ...
Quick apply
Lead ASIC DFT Engineer
Plano, TX · Remote
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ... Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and ...
HBM SOC Design Engineer
Richardson, TX · On-site
As an HBM SOC Design Engineer, you will be responsible for the design & development of next ... You will apply your deep understanding of SOC Architecture, RTL Logic Design, IP Integration, high ...
HBM SOC Design Engineer
Richardson, TX · On-site
As an HBM SOC Design Engineer, you will be responsible for the design & development of next ... You will apply your deep understanding of SOC Architecture, RTL Logic Design, IP Integration, high ...
Digital IC Design Engineer (INT TRX)
Dallas, TX · On-site
$123K/yr
About the Role We're looking for a talented Digital Design Engineer to join our team, where you'll ... Write and review RTL code , and drive designs through simulation, synthesis, and timing closure
Digital IC Design Engineer (INT TRX)
Dallas, TX · On-site
$123K/yr
About the Role We're looking for a talented Digital Design Engineer to join our team, where you'll ... Write and review RTL code , and drive designs through simulation, synthesis, and timing closure
Digital IC Design Engineer (INT TRX)
Dallas, TX · On-site
$123K/yr
About the Role We're looking for a talented Digital Design Engineer to join our team, where you'll ... Write and review RTL code , and drive designs through simulation, synthesis, and timing closure
Digital IC Design Engineer (INT TRX)
Dallas, TX · On-site
$123K/yr
About the Role We're looking for a talented Digital Design Engineer to join our team, where you'll ... Write and review RTL code , and drive designs through simulation, synthesis, and timing closure
HBM SOC Design Engineer
Richardson, TX · On-site
As an HBM SOC Design Engineer, you will be responsible for the design & development of next ... You will apply your deep understanding of SOC Architecture, RTL Logic Design, IP Integration, high ...
HBM SOC Design Engineer
Richardson, TX · On-site
As an HBM SOC Design Engineer, you will be responsible for the design & development of next ... You will apply your deep understanding of SOC Architecture, RTL Logic Design, IP Integration, high ...
Digital IC Design Engineer
Dallas, TX · On-site
$123K/yr
Drive the full digital flow from RTL to physical layout (RTL-to-GDSII), applying and advancing ... Partner with Design Verification, Validation, Product Engineering, and Test Engineering to ensure a ...
Digital IC Design Engineer
Dallas, TX · On-site
$123K/yr
Drive the full digital flow from RTL to physical layout (RTL-to-GDSII), applying and advancing ... Partner with Design Verification, Validation, Product Engineering, and Test Engineering to ensure a ...
Junior Rtl Design Engineer information
See Dallas, TX salary details
$33.1K - $40K
3% of jobs
$40K - $46.8K
20% of jobs
$48.3K is the 25th percentile. Wages below this are outliers.
$46.8K - $53.6K
7% of jobs
$53.6K - $60.5K
6% of jobs
$60.5K - $67.3K
12% of jobs
The median wage is $67.7K / yr.
$67.3K - $74.1K
17% of jobs
$77.8K is the 75th percentile. Wages above this are outliers.
$74.1K - $81K
17% of jobs
$81K - $87.8K
7% of jobs
$87.8K - $94.7K
4% of jobs
$94.7K - $101.5K
3% of jobs
$101.5K - $108.3K
2% of jobs
$33.1K
$71K
$108.3K
How much do junior rtl design engineer jobs pay per year?
What is a junior RTL design engineer?
What are the key skills and qualifications needed to thrive as a junior RTL design engineer?
What are some common challenges faced by junior RTL design engineers when transitioning from academic projects to industry roles?
What is the difference between Junior Rtl Design Engineer vs Digital Design Engineer?
| Aspect | Junior Rtl Design Engineer | Digital Design Engineer |
|---|---|---|
| Required Credentials | Bachelor's in Electrical Engineering or related field; some certifications | Bachelor's or higher in Electrical/Electronic Engineering; certifications vary |
| Work Environment | Design teams in semiconductor or electronics companies | Design and development teams in similar industries |
| Employer & Industry Usage | Commonly employed in chip design, FPGA, ASIC development | Used in digital circuit and system design across industries |
Both roles involve digital circuit design, but Junior Rtl Design Engineers focus more on RTL coding and verification, while Digital Design Engineers may handle broader digital system development. The roles often overlap in skills and work environment, with the main difference being scope and experience level.
What are popular job titles related to Junior Rtl Design Engineer jobs in Dallas, TX?
For Junior Rtl Design Engineer jobs in Dallas, TX, the most frequently searched job titles are:
What job categories do people searching Junior Rtl Design Engineer jobs in Dallas, TX look for?
The top searched job categories for Junior Rtl Design Engineer jobs in Dallas, TX are:
What cities near Dallas, TX are hiring for Junior Rtl Design Engineer jobs?
Cities near Dallas, TX with the most Junior Rtl Design Engineer job openings:
Principal Engineer, Digital Design
Allen, TX • On-site
Full-time
Re-posted 26 days ago
Onsemi rating
8.2
Based on 21 frontline employees who took The Breakroom Quiz
Job description
Job Summary:
We are seeking a Principal Digital Design Engineer based in Allen, TX, to own the IO subsystem for onsemi's microcontroller platform. In this role, you will be responsible for defining, architecting, and delivering a highly configurable IO subsystem that supports a wide range of product requirements across multiple end markets.
This position plays a critical role in enabling platform scalability and product differentiation. The IO subsystem must be flexible, reusable, and optimized for performance, power, and area while supporting a wide range of product requirements.
The Principal Engineer will serve as the technical leader for the IO subsystem, driving architecture, RTL implementation, and design automation strategy, while partnering closely with system architecture, product lines, DFT, physical design, verification, and software teams. This role requires strong technical execution, cross-functional leadership, and the ability to influence platform direction.
More details about our company benefits can be found here:
https://www.onsemi.com/careers/career-benefits
Required
- Bachelor's degree in Electrical Engineering or related field (Master's preferred)
- 10+ years of experience in digital IC design with strong RTL development background
- Expert-level proficiency in SystemVerilog RTL design
- Strong experience with Python for design automation and tool development
- Solid experience with UVM-based verification methodologies and testbench development
- Strong understanding of UPF, synthesis, STA, and timing signoff flows
- Experience working with DFT concepts and integration
- Strong cross-functional collaboration skills across design, verification, physical design, and product teams
Preferred
- Experience designing IO subsystems or peripheral architectures for microcontrollers or SoCs
- Experience with design generators, templated RTL, or hardware construction frameworks
- Exposure to AI/ML techniques applied to hardware design or verification workflows
- Experience building or deploying automated testbench generation and regression systems
- Familiarity with highly configurable or parameterized architectures
- Experience in automotive or safety-critical designs
Responsibilities
- Own the architecture and development of the IO subsystem, ensuring configurability and reuse across multiple products
- Define subsystem-level specifications, interfaces, and integration strategy aligned with platform and product requirements
- Define and implement parameterized and Python generator-based design approaches, enabling scalable and configurable subsystem instantiation
- Drive the creation of automatically generated testbenches and verification environments, leveraging UVM frameworks and AI-assisted techniques
- Develop high-quality SystemVerilog RTL, ensuring compatibility with automated generation flows and maintainability at scale
- Support synthesis, STA, and timing closure activities to ensure signoff-ready designs
- Collaborate with verification, DFT, and physical design teams to achieve first-time right silicon
- Apply AI/ML techniques to improve design productivity, including code generation assistance, verification acceleration, and design space exploration
- Drive PPA optimization while maintaining configurability and reuse targets
- Establish best practices for design automation, code generation, and methodology standardization across the organization
About onsemi
Sourced by ZipRecruiter
Industry
Electrical equipment, appliance, and component manufacturing
Company size
10,000+ Employees
Headquarters location
Phoenix, AZ, US