1

Internship Tank Design Engineer Jobs in Phoenix, AZ

What You Can Expect As an Advanced Packaging Design engineer, responsibilities include ... every stage - from internship to retirement and through life's most important moments. Our ...

Mechanical Engineer II (Onsite)

Phoenix, AZ

$75.50K - $102.30K/yr

Experience using Computer Aided Design (CAD) software, such as CREO or equivalent * Prior engineering project experience or have completed an internship demonstrating practical application of ...

As a Civil Engineer for our Site Design team, you will provide basic project design through CAD ... Mentors student interns by providing opportunities for developing basic technical skills and ...

next page

Showing results 1-20

Internship Tank Design Engineer information

See Phoenix, AZ salary details

$10

$19

$29

How much do internship tank design engineer jobs pay per hour?

As of May 28, 2026, the average hourly pay for internship tank design engineer in Phoenix, AZ is $19.18, according to ZipRecruiter salary data. Most workers in this role earn between $16.01 and $20.77 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an Internship Tank Design Engineer, and why are they important?

To thrive as an Internship Tank Design Engineer, you need a foundational understanding of mechanical engineering principles, CAD modeling, and basic fluid dynamics, often supported by progress toward a bachelor's degree in mechanical or civil engineering. Familiarity with design software such as AutoCAD, SolidWorks, or ANSYS, as well as knowledge of relevant industry standards, is typically required. Strong analytical thinking, attention to detail, and effective teamwork and communication skills help interns excel in collaborative design environments. These skills and qualities are vital for ensuring safe, efficient, and innovative tank designs that meet project requirements and industry regulations.

What types of projects or tasks can an Internship Tank Design Engineer expect to work on during their internship?

As an Internship Tank Design Engineer, you can expect to be involved in a variety of hands-on and design-focused projects, such as assisting with CAD modeling, performing stress and safety calculations, and supporting the drafting of technical documentation for storage or process tanks. Interns often collaborate with senior engineers and cross-functional teams to help refine designs, troubleshoot issues, and ensure compliance with industry standards. This role provides exposure to the full design lifecycle, offering valuable experience in both the technical and collaborative aspects of engineering.

What does an Internship Tank Design Engineer do?

An Internship Tank Design Engineer assists in the design and development of storage tanks, such as those used for water, chemicals, or fuel. They work under the supervision of senior engineers to create technical drawings, perform calculations, and ensure that designs meet safety and regulatory standards. Their responsibilities may also include participating in material selection, reviewing construction methods, and collaborating with other engineering teams. This role is ideal for engineering students seeking hands-on experience in structural and mechanical design within the tank manufacturing or construction industries.

What is the difference between Internship Tank Design Engineer vs Tank Design Engineer?

AspectInternship Tank Design EngineerTank Design Engineer
QualificationsEnrolled in or recent graduate of engineering programBachelor's or higher in Mechanical or Civil Engineering
Work EnvironmentInternship projects, supervised, entry-levelFull-time professional role, independent responsibilities
ResponsibilitiesAssist in tank design tasks, learn industry standardsDesign, analyze, and oversee tank projects independently
Industry UsageUsed as a training position in engineering firmsCore role in manufacturing, construction, or engineering firms

The main difference between an Internship Tank Design Engineer and a Tank Design Engineer is experience and responsibility level. Interns are in training, assisting with tasks under supervision, while Tank Design Engineers are full-time professionals responsible for designing and managing projects independently.

What are the most commonly searched types of Tank Design Engineer jobs in Phoenix, AZ? The most popular types of Tank Design Engineer jobs in Phoenix, AZ are:
What cities near Phoenix, AZ are hiring for Internship Tank Design Engineer jobs? Cities near Phoenix, AZ with the most Internship Tank Design Engineer job openings:
Senior Physical Design Application Engineer

Senior Physical Design Application Engineer

Intel

Phoenix, AZ • On-site

Full-time

Medical, Retirement, PTO

Posted 22 days ago


Intel rating

8.8

Company rating: 8.8 out of 10

Based on 143 frontline employees who took The Breakroom Quiz

9th of 137 rated electronics manufacturers


Job description

Job Details:Job Description: 

About Intel Foundry

Intel Foundry is a systems foundry transforming the global semiconductor industry by deliveringcutting-edgesilicon process and packaging technology leadership for the AI era.Intel Foundry will be differentiated from other foundries by our world classindustry-leadingIPportfoliothat customers can choose from including, rich IP ecosystem including x86 cores, graphics, AI, and Arm/RISC-V IPs, world-class design services, and operationally resilient global manufacturing with committed capacity in the US and Europe.

Position Overview

We seek aSeniorApplications and Solutions Engineerto provide technical support to Intel Foundry Services customers on PDKs, digital reference flows, and design signoff methodologies withspecializedfocus on Cadence tool suites. This role drives quality improvements in design kits through ASIC design reference flow validation and supports customers through successful tape-outs.

Key Responsibilities

Customer TechnicalSupport & Implementation

  • Provide comprehensive technical support to Intel Foundry Services customers on PDKs, digital reference flows, and digital design signoff methodologies
  • Support and deliver ASIC/Digital tool/flow/methodologysolutions using Cadence tool suites to address customer issues and ensure successful tape-outs
  • Drive customer success through expert guidance on advanced CMOS process implementation

Quality Assurance & Documentation

  • Drive quality improvements in design kits and documentation through ASIC design reference flow validation and comprehensive documentation review
  • Create application notes, technical content, and deliver training presentations to customers and internal teams
  • Establish andmaintainquality assurance processes for design flow validation

Design Flow Development & Optimization

  • Develop andoptimizedigital design implementation flows for advanced CMOS processes
  • Support hierarchical and multi-voltage domain design approaches,timingand physical convergence
  • Build andmaintainquality assurance (QA) regression frameworks for design validation


Core Competencies

  • Self-driven and results-oriented with ability to manage multiple tasks effectively
  • Strong teamwork skills to drive solutionsfor customer designimplementation challenges
  • Analytical problem-solving capabilities for complex design issues
  • Excellent communication skills with experience in collaboration and customer feedback
Qualifications:

The Minimum qualificationsare required tobe considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to theminimumrequirements and are considered a plus factor inidentifyingtop candidates.

Minimum Qualifications

  • US Citizenshiprequired
  • Ability to obtain a US Government Security Clearance
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or STEM-related fieldof study
  • 4+ yearsofexperience with advanced CMOS processes (22nm and below)
  • 3+ yearsofexperience in ASIC physical design implementation and/or ASIC design signoff (SoC/ASIC)
  • 3+ yearsofexperienceinone of the followingscripting languages (i.e.Python, Perl,Tcl, shell scripting)

Preferred Qualifications

  • Active US Government Security Clearance with a minimum of Secret level
  • Post Graduate degree in Electrical / Computer Engineering, Computer Science, or in a STEM related field of study
  • Customer-facing experience in technical support roles
  • Experience withstate-of-the-artprocess technology (7nm and below)
  • Hands-on experience in Cadence EDA-based ASIC design implementation including full-chip integration, synthesis, APR, static timing analysis, layout verification, and reliability verification
  • Proficiencywith Cadence EDA tools and flows:Innovus, Tempus,TempusECO, Pegasus,Voltus
  • Experience with Synopsys tools (Fusion Compiler,PrimeTime, Prime ECO, ICV) is a plus
  • Experience with hierarchical and multi-voltage domain design, top-down design, budgeting, and correlation across implementation and verification tools

What We Offer

  • Opportunity to work withcutting-edgedigital design technologies for foundry services
  • Direct customer engagement and technical leadership in advanced semiconductor design
  • Access to Intel's most advanced foundry technologies and comprehensive EDA tool suites
  • Competitive compensation
  • Professional development in digital design methodologies and foundry services
  • Direct impact on foundry customer success and advanced semiconductor innovation

#cj

Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, Arizona, PhoenixAdditional Locations:US, California, Santa Clara, US, Oregon, HillsboroBusiness group:The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

What Intel employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Intel logo

About Intel

Sourced by ZipRecruiter

Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth

Industry

Manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US

Year founded

1968