ZipRecruiter

Log In

1

Internship Cosmetic Packaging Design Jobs in Oregon

Intel

Memory Circuit Design Engineer

Hillsboro, OR · On-site

PhD with 1-2 years of professional experience gained through either internships or full-time ... Position of TrustN/A Benefits We offer a total compensation package that ranks among the best in ...

Intel

RTL Design Engineer

Hillsboro, OR · On-site

$91K - $128K/yr

Intel invests in our people and offers a complete and competitive package of benefits employees and ... internship experiences and or schoolwork/classes/research. Note: This position is not eligible for ...

Intel

RTL Design Engineer

Hillsboro, OR · On-site

... internship experiences and or schoolwork/classes/research ... Benefits at Intel Our total rewards package goes above and beyond just a paycheck. Whether you're ...

Talanto

RTL Design Engineer

Hillsboro, OR · On-site

$91 - $129/hr

... internship experiences and or schoolwork/classes/research. Note: This position is not eligible for ... Position of Trust: N/A We offer a total compensation package that ranks among the best in the ...

Qorvo, Inc.

RF Design Engineering Intern

Hillsboro, OR · On-site

$31 - $42/hr

Qorvo's Internship Program is designed for college students currently enrolled in an accredited ... More information on the Total Rewards package can be shared upon request. MAKE A DIFFERENCE AT ...

Qorvo, Inc.

RF Design Engineering Intern

Hillsboro, OR · On-site

$31 - $42/hr

Qorvo's Internship Program is designed for college students currently enrolled in an accredited ... More information on the Total Rewards package can be shared upon request. MAKE A DIFFERENCE AT ...

Intel

Sr. Logic Design Engineer

Hillsboro, OR · On-site

$141K - $200K/yr

... internship experiences and or schoolwork/classes/research. Job Type:Experienced Hire Shift:Shift 1 ... Position of TrustN/A Benefits We offer a total compensation package that ranks among the best in ...

Intel

Senior CPU RTL Design Engineer

Hillsboro, OR · On-site

As a CPU RTL Logic Design Engineer your responsibilities will include but are not limited to ... internship experience. Benefits at Intel Our total rewards package goes above and beyond just a ...

Intel

CAD/EDA Tools Automation Engineer

Hillsboro, OR · On-site

$149K - $245K/yr

... internship experiences. Minimum Qualifications: * Master's with 2+ years of experience or PhD ... Position of TrustN/A Benefits We offer a total compensation package that ranks among the best in ...

Eaton

Internship Program: Field Service Engineer

Bend, OR · On-site

$20.77 - $25.96/hr

Eaton provides a competitive total rewards package commensurate with applicable skills, knowledge ... design, testing of materials, process studies, or research investigations Gain knowledge in the ...

next page

Showing results 1-20

All JobsCosmetic Packaging Design JobsInternship Cosmetic Packaging Design JobsInternship Cosmetic Packaging Design Jobs in Oregon

Internship Cosmetic Packaging Design information

What is an internship in cosmetic packaging design?

An Internship in Cosmetic Packaging Design is a temporary position where students or entry-level designers gain hands-on experience creating packaging for beauty and personal care products. Interns learn about design principles, materials, branding, and sustainability as they assist in developing innovative and attractive packaging solutions. This role often involves collaborating with senior designers, marketing teams, and manufacturers to bring new cosmetic products to market. It's an opportunity to build a professional portfolio and gain insight into the cosmetics industry.

What types of projects can I expect to work on during an internship in cosmetic packaging design?

As an intern in cosmetic packaging design, you will typically assist with creating packaging concepts, preparing technical drawings, and collaborating with cross-functional teams such as marketing, product development, and manufacturing. You may participate in brainstorming sessions, develop prototypes, and help adapt designs based on feedback or regulatory requirements. Interns often have the chance to work on both ongoing product lines and innovative new launches, gaining exposure to the entire design process from concept to production.

What are the key skills and qualifications needed to thrive as an internship cosmetic packaging designer, and why are they important?

To thrive as an Internship Cosmetic Packaging Designer, you need a solid understanding of design principles, creativity, and familiarity with packaging materials, typically supported by coursework in graphic or industrial design. Proficiency in design software such as Adobe Illustrator, Photoshop, and CAD systems is commonly required. Strong attention to detail, collaboration, and effective communication are vital soft skills that help you stand out. These abilities ensure innovative, functional, and visually appealing packaging that meets both brand requirements and industry standards.

What is the difference between Internship Cosmetic Packaging Design vs Cosmetic Packaging Designer?

AspectInternship Cosmetic Packaging DesignCosmetic Packaging Designer
CredentialsEnrolled in or recent graduate of design or related programBachelor's degree in design, packaging, or related field
Work EnvironmentInternship setting, often in a corporate or agency environmentFull-time professional role, often in design studios or corporate teams
ResponsibilitiesAssisting with design concepts, learning industry standardsCreating and developing packaging designs, managing projects
Experience LevelEntry-level, learning-focusedExperienced, with a portfolio of completed projects

In summary, an Internship Cosmetic Packaging Design is a temporary, learning-focused position for students or recent graduates, while a Cosmetic Packaging Designer is a full-time professional responsible for creating and managing packaging designs in the industry.

What are popular job titles related to Internship Cosmetic Packaging Design jobs in Oregon?

For Internship Cosmetic Packaging Design jobs in Oregon, the most frequently searched job titles are:

What job categories do people searching Internship Cosmetic Packaging Design jobs in Oregon look for?

The top searched job categories for Internship Cosmetic Packaging Design jobs in Oregon are:

What cities in Oregon are hiring for Internship Cosmetic Packaging Design jobs?

Cities in Oregon with the most Internship Cosmetic Packaging Design job openings:

Internship Cosmetic Packaging Design jobs near you
Infographic showing various Internship Cosmetic Packaging Design job openings in Oregon as of July 2026, with employment types broken down into 84% Full Time, 13% Part Time, 1% Contract, and 2% Nights. Highlights an 99% Physical, and 1% Remote job distribution.

Memory Circuit Design Engineer

Intel

Hillsboro, OR • On-site

Full-time

Medical, Retirement, PTO

Re-posted 28 days ago

Intel rating

8.7

Company rating: 8.7 out of 10

Based on 147 frontline employees who took The Breakroom Quiz

18th of 161 rated electronics manufacturers

Job description

Job Details:Job Description: 

The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.

The Advanced Design (AD) team is part of Intel's larger Design Technology Platform (DTP) Organization and is focused on pathfinding and development of advanced memory technology. These circuits enable best-in-class memory collateral, IP and innovative product design across all generations of Intel process technology. At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the marketplace. Your work will directly enable Intel's internal and external customers to get to the market faster with products that include high-performance, high-density, low-power memory at the leading edge of the technology curve and implemented in Intel's advanced CMOS process technologies.

You will be partnering with and leveraging domain experts across various areas of technology development, EDA vendors and product design teams to develop and deliver high-quality industry-leading memory technology collaterals and to drive circuit innovations that enable next generation high-performance, high-density, low-power embedded memory designs on Intel advanced CMOS process technologies. In this position your responsibilities will include, but may not be limited to:

  • Memory pathfinding activities and power, performance and area (PPA) optimization through design technology co-optimization (DTCO) and product design enablement.
  • Memory bit-cell and complex periphery IC layout and automation.
  • Memory array/IP design, memory circuit innovation, test-chip design.
  • Pre-Si verification, post-Si validation and debugging to enable yield and parametric tracking/ramp.
Qualifications:

You must possess the minimum qualifications listed below to interview for this position. Preferred qualifications are not required but may work to your advantage during the interview process.
Minimum Qualifications:
Master degree in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline, including 4+ years of professional experience gained through either internships or full-time employment Or a PhD in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline.
Technical Experience:

  • Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM.
  • Design trade-offs between power, performance, and area (PPA).
  • Custom digital circuit design, simulation, layout design, and verification.
  • Knowledge of EDA tools used for custom digital and memory circuit design.

Preferred Qualifications:

  • PhD with 1-2 years of professional experience gained through either internships or full-time employment.
  • Design technology co-optimization (DTCO).
  • Post-Si validation experience.
  • Knowledge of the CMOS ASIC design flow.
Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, Oregon, HillsboroAdditional Locations:US, Arizona, Phoenix, US, California, Santa Clara, US, Texas, AustinBusiness group:Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

What Intel employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Intel logo

About Intel

Sourced by ZipRecruiter

Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth

Industry

Manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US

Year founded

1968

View All Intel Jobs

Apply