... internship experiences. * BS degree in Electrical Engineering or Computer Engineering or similar ... Experience using RTL quality tools such as linting and CDC analysis and supporting team adoption ...
... internship experiences. * BS degree in Electrical Engineering or Computer Engineering or similar ... Experience using RTL quality tools such as linting and CDC analysis and supporting team adoption ...
... check, CDC check, Lint check, power analysis, design review, silicon debugging, design ... Engineering, Computer Science, or similar field with 10+ years of experience on digital IC design ...
... check, CDC check, Lint check, power analysis, design review, silicon debugging, design ... Engineering, Computer Science, or similar field with 10+ years of experience on digital IC design ...
... CDC check, Lint check,power analysis, design review, silicon debugging, design documentation and ... Engineering, Computer Science, or similar field with 10+ years of experience on digital IC design ...
... CDC check, Lint check,power analysis, design review, silicon debugging, design documentation and ... Engineering, Computer Science, or similar field with 10+ years of experience on digital IC design ...
Join Micron's Memory Systems Engineering team and contribute to the development of premier digital ... Collaborate with design verification teams to support verification planning, coverage goals, CDC ...
Join Micron's Memory Systems Engineering team and contribute to the development of premier digital ... Collaborate with design verification teams to support verification planning, coverage goals, CDC ...
Join Micron's Memory Systems Engineering team and contribute to the development of premier digital ... Collaborate with design verification teams to support verification planning, coverage goals, CDC ...
Join Micron's Memory Systems Engineering team and contribute to the development of premier digital ... Collaborate with design verification teams to support verification planning, coverage goals, CDC ...
... engineering. We intend to be the world's best and most reliable database, built by an excellent ... BASIC QUALIFICATIONS - 3+ years of non-internship professional software development experience - 2+ ...
... engineering. We intend to be the world's best and most reliable database, built by an excellent ... BASIC QUALIFICATIONS - 3+ years of non-internship professional software development experience - 2+ ...
... engineering. We intend to be the world's best and most reliable database, built by an excellent ... BASIC QUALIFICATIONS - 3+ years of non-internship professional software development experience - 2+ ...
... engineering. We intend to be the world's best and most reliable database, built by an excellent ... BASIC QUALIFICATIONS - 3+ years of non-internship professional software development experience - 2+ ...
... engineering. We intend to be the world's best and most reliable database, built by an excellent ... BASIC QUALIFICATIONS - 3+ years of non-internship professional software development experience - 2+ ...
... engineering. We intend to be the world's best and most reliable database, built by an excellent ... BASIC QUALIFICATIONS - 3+ years of non-internship professional software development experience - 2+ ...
... engineering. We intend to be the world's best and most reliable database, built by an excellent ... BASIC QUALIFICATIONS - 3+ years of non-internship professional software development experience - 2+ ...
... engineering. We intend to be the world's best and most reliable database, built by an excellent ... BASIC QUALIFICATIONS - 3+ years of non-internship professional software development experience - 2+ ...
Engineers at this level operate with minimal supervision and are accountable for design quality ... Ensure design correctness through lint, CDC, RDC, and peer reviews * Collaborate with verification ...
Engineers at this level operate with minimal supervision and are accountable for design quality ... Ensure design correctness through lint, CDC, RDC, and peer reviews * Collaborate with verification ...
Engineers at this level operate with minimal supervision and are accountable for design quality ... Ensure design correctness through lint, CDC, RDC, and peer reviews * Collaborate with verification ...
Engineers at this level operate with minimal supervision and are accountable for design quality ... Ensure design correctness through lint, CDC, RDC, and peer reviews * Collaborate with verification ...
FPGA Engineer
Linthicum, MD · On-site
$128K - $164K/yr
... CDC checking, logic equivalence checking, and other EDA tool-based checks. - Work with backend ... and/or FPGAs (internship and research experience qualifies). - 2+ years of experience in ...
FPGA Engineer
Linthicum, MD · On-site
$128K - $164K/yr
... CDC checking, logic equivalence checking, and other EDA tool-based checks. - Work with backend ... and/or FPGAs (internship and research experience qualifies). - 2+ years of experience in ...
Master's/bachelor's degree in Electronics/Electrical Engineering with 10+ years of relevant ... Solid grasp of Clocking, Resets, CDC/RDC, low-power techniques, and performance optimization
Master's/bachelor's degree in Electronics/Electrical Engineering with 10+ years of relevant ... Solid grasp of Clocking, Resets, CDC/RDC, low-power techniques, and performance optimization
Master's/bachelor's degree in Electronics/Electrical Engineering with 10+ years of relevant ... Solid grasp of Clocking, Resets, CDC/RDC, low-power techniques, and performance optimization
Master's/bachelor's degree in Electronics/Electrical Engineering with 10+ years of relevant ... Solid grasp of Clocking, Resets, CDC/RDC, low-power techniques, and performance optimization
FPGA Electrical Engineer
Linthicum, MD · On-site
... CDC checking, logic equivalence checking, and other EDA tool-based checks. - Work with backend ... and/or FPGAs (internship and research experience qualifies). - 2+ years of experience in ...
FPGA Electrical Engineer
Linthicum, MD · On-site
... CDC checking, logic equivalence checking, and other EDA tool-based checks. - Work with backend ... and/or FPGAs (internship and research experience qualifies). - 2+ years of experience in ...
Mixed Signal Logic Design Engineer
Folsom, CA · On-site
$122K - $232K/yr
Experience with Front End design tools for Lint, CDC, RDC, Voltage Domain Crossings, Synthesis, Low ... internship experiences and or schoolwork/classes/research. Job Type: Experienced Hire Shift: Shift ...
Mixed Signal Logic Design Engineer
Folsom, CA · On-site
$122K - $232K/yr
Experience with Front End design tools for Lint, CDC, RDC, Voltage Domain Crossings, Synthesis, Low ... internship experiences and or schoolwork/classes/research. Job Type: Experienced Hire Shift: Shift ...
Mixed Signal Logic Design Engineer
$122K - $232K/yr
Experience with Front End design tools for Lint, CDC, RDC, Voltage Domain Crossings, Synthesis, Low ... internship experiences and or schoolwork/classes/research. Job Type:Experienced Hire Shift:Shift 1 ...
Mixed Signal Logic Design Engineer
$122K - $232K/yr
Experience with Front End design tools for Lint, CDC, RDC, Voltage Domain Crossings, Synthesis, Low ... internship experiences and or schoolwork/classes/research. Job Type:Experienced Hire Shift:Shift 1 ...
Mixed Signal Logic Design Engineer
$122K - $232K/yr
Experience with Front End design tools for Lint, CDC, RDC, Voltage Domain Crossings, Synthesis, Low ... internship experiences and or schoolwork/classes/research. Job Type:Experienced Hire Shift:Shift 1 ...
Mixed Signal Logic Design Engineer
$122K - $232K/yr
Experience with Front End design tools for Lint, CDC, RDC, Voltage Domain Crossings, Synthesis, Low ... internship experiences and or schoolwork/classes/research. Job Type:Experienced Hire Shift:Shift 1 ...
Mixed Signal Logic Design Engineer
$122K - $232K/yr
Experience with Front End design tools for Lint, CDC, RDC, Voltage Domain Crossings, Synthesis, Low ... internship experiences and or schoolwork/classes/research. Job Type:Experienced Hire Shift:Shift 1 ...
Mixed Signal Logic Design Engineer
$122K - $232K/yr
Experience with Front End design tools for Lint, CDC, RDC, Voltage Domain Crossings, Synthesis, Low ... internship experiences and or schoolwork/classes/research. Job Type:Experienced Hire Shift:Shift 1 ...
This includes Backup, Restore, Bulk Import, Export, Change Data Capture (CDC), Streaming ... BASIC QUALIFICATIONS - 3+ years of non-internship professional software development experience - 2+ ...
This includes Backup, Restore, Bulk Import, Export, Change Data Capture (CDC), Streaming ... BASIC QUALIFICATIONS - 3+ years of non-internship professional software development experience - 2+ ...
Internship Cdc Engineering information
See salary details
$11.06 - $12.74
2% of jobs
$12.74 - $14.42
4% of jobs
$16.11 is the 25th percentile. Wages below this are outliers.
$14.42 - $16.11
19% of jobs
$16.11 - $17.79
24% of jobs
The median wage is $17.89 / hr.
$17.79 - $19.47
17% of jobs
$20.48 is the 75th percentile. Wages above this are outliers.
$19.47 - $21.15
16% of jobs
$21.15 - $22.84
6% of jobs
$22.84 - $24.52
5% of jobs
$24.52 - $26.20
3% of jobs
$26.20 - $27.88
3% of jobs
$27.88 - $29.57
1% of jobs
$11
$19
$29
How much do internship cdc engineering jobs pay per hour?
As of Jul 23, 2026, the average hourly pay for internship cdc engineering in the United States is $19.31, according to ZipRecruiter salary data. Most workers in this role earn between $16.11 and $20.91 per hour, depending on experience, location, and employer.
What is the difference between Internship Cdc Engineering vs Civil Engineering Intern?
| Aspect | Internship Cdc Engineering | Civil Engineering Intern |
|---|---|---|
| Required Credentials | Typically pursuing or recent graduate in civil engineering or related field | Same as CDC Engineering internship, often requiring enrollment in civil engineering program |
| Work Environment | Construction sites, engineering offices, project sites | Construction sites, design offices, fieldwork environments |
| Employer & Industry Usage | Government agencies, construction firms, infrastructure projects | Engineering firms, government departments, infrastructure projects |
Both internships focus on civil engineering principles, site work, and project support. The main difference lies in the specific focus areas: CDC Engineering internships often emphasize public health infrastructure and specialized projects, while Civil Engineering Internships cover a broader range of civil projects. Both roles provide valuable hands-on experience in construction and design environments.
More about Internship Cdc Engineering jobs
What cities are hiring for Internship Cdc Engineering jobs? Cities with the most Internship Cdc Engineering job openings:
What are the most commonly searched types of Cdc Engineering jobs? The most popular types of Cdc Engineering jobs are:
What states have the most Internship Cdc Engineering jobs? States with the most job openings for Internship Cdc Engineering jobs include:
What job categories do people searching Internship Cdc Engineering jobs look for? The top searched job categories for Internship Cdc Engineering jobs are:
- Youth Development Intern
- Exercise Science Military Internship
- Manager Matlab Intern
- Internship International Creative Writing
- Internship Emotional Wellness Coach
- Internship Senior Caregiver
- Google Intern
- Internship Remote Special Education Consultant
- Internship Supervisor
- Internship Aerospace Propulsion Civilian
Full-time
Medical, Retirement, PTO
Posted 19 days ago
Intel rating
8.7
Based on 147 frontline employees who took The Breakroom Quiz
14th of 144 rated electronics manufacturers
Job description
Job Details:
Job Description:
As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high-speed and mixed signal IP designs at Intel. Your contributions will directly impact the development of cutting-edge technologies that enable the integration of functional units, IP blocks, and subsystems into full chip designs. This position is at the forefront of innovation, requiring collaboration with cross-functional teams to define architecture and microarchitecture features, optimize performance, and ensure design integrity. Your work will drive Intel's success in achieving power, performance, and area goals, empowering our customers with industry-leading solutions.
The primary responsibilities for this role will include, but are not limited to:
A successful candidate will have proven experience demonstrating the following skills and behavioral traits:
Qualifications:
Minimum Qualifications:
Minimum qualifications are required to be initially considered for this position.
Knowledge and/or experience listed below would be obtained through a combination of your school, work and/or classes and/or research and/or relevant previous job and/or internship experiences.
Preferred Qualifications:
Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Join us in redefining technology and engineering challenges. Apply today and become part of a team where your expertise drives meaningful change and innovation.
Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, Oregon, Hillsboro
Additional Locations:
US, Arizona, Phoenix, US, California, Santa Clara
Business group:
The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $141,910.00-200,340.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Job Description:
As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high-speed and mixed signal IP designs at Intel. Your contributions will directly impact the development of cutting-edge technologies that enable the integration of functional units, IP blocks, and subsystems into full chip designs. This position is at the forefront of innovation, requiring collaboration with cross-functional teams to define architecture and microarchitecture features, optimize performance, and ensure design integrity. Your work will drive Intel's success in achieving power, performance, and area goals, empowering our customers with industry-leading solutions.
The primary responsibilities for this role will include, but are not limited to:
- Develop architecture and microarchitecture specifications for the logic components and contribute to the overall system architecture decisions
- Implement specifications/designs in RTL and coordinate the work of other junior designers to deliver high-quality, complex logic blocks
- Develop behavioral models that represent analog and mixed-signal circuit blocks using SystemVerilog
- Run simulations and debug using logic, mixed-signal validation, and AMS simulation tools
- Ensure high-quality designs by using industry standard tools such as linting and CDC analysis
- Support the physical design team in implementing your designs, including synthesis and timing closure
- Work with the pre-silicon validation/verification team to develop test plans and verification collateral
- Work with post-silicon validation teams to resolve post-silicon issues
A successful candidate will have proven experience demonstrating the following skills and behavioral traits:
- Comfortable working with a high level of independence.
Qualifications:
Minimum Qualifications:
Minimum qualifications are required to be initially considered for this position.
Knowledge and/or experience listed below would be obtained through a combination of your school, work and/or classes and/or research and/or relevant previous job and/or internship experiences.
- BS degree in Electrical Engineering or Computer Engineering or similar field of study with 4+ years relevant experience -OR- MS degree in Electrical Engineering or Computer Engineering or similar field of study with 3+ years relevant experience.
- +3 years of experience:
- With standard digital design concepts such as FSM design techniques
- With SystemVerilog
- With computer architecture, analog design, ADC/DAC designs, communications theory, and/or microarchitecture design concepts
- With multiple clock-domain design
Preferred Qualifications:
Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
- BS degree in Electrical Engineering or Computer Engineering or similar field of study with 7+ years relevant experience OR- MS degree in Electrical Engineering or Computer Engineering or similar field of study with 5+ years relevant experience.
- Able to work highly independently, guide other junior team members and make contributions that increase the productivity of the entire design team
- Excellent communication and interpersonal skills
- Experience with both logic and analog circuits as well as with analog behavioral modeling
- Knowledge of mixed-signal validation, signal, and systems analysis
- Knowledge of High-Speed I/O protocol stacks (UCIe, PCIe, USB, etc.)
- Experience with scripting languages e.g. Perl, bash/csh and Python is highly desirable
- Experience mentoring junior designers to deliver quality designs
- Experience using RTL quality tools such as linting and CDC analysis and supporting team adoption and usage
- Experience with low-power design, power gating, and multiple power-domain design
- Experience with writing, testing, packaging, and releasing firmware
- Experience writing, testing, and supporting front-end automation and packaging flows
- Experience using AI tools as a productivity booster in all aspects of the IP design process
- Strong analytical debugging skills, with a creative approach to problem-solving
Join us in redefining technology and engineering challenges. Apply today and become part of a team where your expertise drives meaningful change and innovation.
Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, Oregon, Hillsboro
Additional Locations:
US, Arizona, Phoenix, US, California, Santa Clara
Business group:
The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $141,910.00-200,340.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
About Intel
Sourced by ZipRecruiter
Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth
Industry
Manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1968