ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in Toronto, ON

Altera

Manager, Static Timing Analysis (STA)

Toronto, ON · On-site

CA$144K - CA$209K/yr

Partner with RTL design, synthesis, physical design (P&R), and architecture teams to identify and ... for ASIC or FPGA designs. * Leadership: 3+ years of experience managing or leading engineering ...

ARM

FrontEnd CMA (CAD) Engineer

Toronto, ON · Hybrid

CA$99K - CA$135K/yr

You will help improve RTL quality, build integration, release readiness, and development efficiency ... Experience in ASIC/SoC build, Front-End CAD, build methodology, EDA automation, or related areas.

Amd

SOC Engineer

Thornhill, ON · Hybrid

Develop RTL design and coding for various sections of the SOC and related logic * Own SOC power ... Verilog RTL development with industry tools in a CPU, SOC, or ASIC environment * SOC integration ...

Advanced Micro Devices, Inc

SOC Engineer

Thornhill, ON · Hybrid

Develop RTL design and coding for various sections of the SOC and related logic * Own SOC power ... Verilog RTL development with industry tools in a CPU, SOC, or ASIC environment * SOC integration ...

Amd

DFT Design Engineer

Thornhill, ON

Responsibilities About the Department Central DFX (CDFX) is a centralized ASIC design group within AMD's Technology and Engineering organization. CDFX has a global footprint with design teams located ...

Qualcomm

Physical Design Engineer, Staff

Toronto, ON · On-site

$124 - $174/hr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

Altera

IP Firmware Design Engineer

Toronto, ON · On-site

CA$91K - CA$132K/yr

About the Role Join Altera's IP solutions team and work oncutting edgeFPGA RTL and IP design! Our ... Relevant experience can be obtained through schoolwork, classes, project work, internships, and/or ...

Altera

High Level Synthesis Compiler Engineer

Toronto, ON · On-site

CA$124K - CA$179K/yr

... RTL and constraints into realizable designs: lowering, optimization, and integration with the ... Develop and optimize our compilerfor the FPGA design flow: IR and lowering, analysis and ...

Arm Limited

Staff PCIe Design Engineer

Toronto, ON · On-site

$159.40 - $215.60/hr

As a creative design engineer with a knowledge of I/O subsystems, SoCs you will be part of a team ... Experience creating design specifications and developing RTL for SoC projects and compute platforms

ARM

Staff PCIe Design Engineer

Toronto, ON · Hybrid

CA$159K - CA$215K/yr

As a creative design engineer with a knowledge of I/O subsystems, SoCs you will be part of a team ... Experience creating design specifications and developing RTL for SoC projects and compute platforms

Arm Limited

Senior PCIe Design Engineer

Toronto, ON · On-site

$125.80 - $170.20/hr

As a creative design engineer with a knowledge of I/O subsystems, SoCs you will be part of a team ... Experience creating design specifications and developing RTL for SoC projects and compute platforms

previous pagenext page

Showing results 21-40

All JobsAsic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in Toronto, ON

Internship Asic Rtl Design Engineer information

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Toronto, ON?

The most popular types of Asic Rtl Design Engineer jobs in Toronto, ON are:

What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Toronto, ON?

For Internship Asic Rtl Design Engineer jobs in Toronto, ON, the most frequently searched job titles are:

What job categories do people searching Internship Asic Rtl Design Engineer jobs in Toronto, ON look for?

The top searched job categories for Internship Asic Rtl Design Engineer jobs in Toronto, ON are:

Internship Asic Rtl Design Engineer jobs near you
Infographic showing various Internship Asic Rtl Design Engineer job openings in Toronto, ON as of August 2026, with employment types broken down into 46% Full Time, 9% Part Time, and 45% Contract. Highlights an 100% In-person job distribution.

Senior Physical Design Engineer

Thornhill, ON • Hybrid

Advanced Micro Devices, Inc
Computer and Electronic Product Manufacturing • 5 - 10K employees

8.6

Company rating: 8.6 out of 10

Based on 13 frontline employees who took The Breakroom Quiz

27th of 159 rated electronics manufacturers

People enjoy working here

Good employer

Respectful managers

Learn more about Advanced Micro Devices, Incexternal

Full-time

This job post has expired 1 day ago. Applications are no longer accepted.

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING 

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career.  

THE ROLE: 
In this role you will be given an opportunity to work on the next generation technology that will be part of future AMD Microprocessors powering Servers and Personal Computers as well as Graphics Cards and VR sets. The DXIO FEINT/Implementation team is responsible for Synthesis, place & Route, Timing closure/CDC/LINT/DFx for very high speed (>2G) design with complex I/O clocking.

THE PERSON: 

As a seasoned Physical Design engineer, you will be working with a diverse team of physical design engineers, RTL design engineers, and managers from NBIO IP team. You will drive physical implementation of IP through the entire physical design flow to achieve best PPA, while shortening the overall development schedule.   This role provides an excellent opportunity for robust individuals looking to make a difference. This is an exciting time to join the AMD team!

KEY RESPONSIBILITIES: 

  • Looking for an experienced professional who will drive all implementation aspects of next generation of IPs. This team deals with multiple I/O protocols including PCIe, UCIe, UALink & Infinity Fabric link-layer.
  • This team is a group of highly experienced ASIC design engineers working on High speed (>2G) designs with very complex clocking infrastructures. The team owns implementation activities including Synthesis, floorplan, placement, clock tree synthesis, routing and STA closure. 
  • The team will work on cutting edge IP for these I/O protocols to achieve physical implementation with best PPA, including developing reference floorplans, implementation scripts for SoCs worldwide, and support SoCs worldwide.   

PREFERRED EXPERIENCE: 

  • Synthesis, Floor-planning, Placement, clock trees synthesis, Post Route Timing closure for high-speed >=2GHz designs.
  • STA, Physical design flow & scripting in TCL, Python
  • Fusion Compiler experience will be preferred.

ACADEMIC CREDENTIALS: 

  • Bachelors or Masters degree in computer engineering/ Electrical Engineering 

LOCATION: Markham, Vancouver, Ottawa

#LI-TB2

#LI-HYBRID

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.

Qualifications:

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.

Education:UNAVAILABLEEmployment Type: FULL_TIME

What Advanced Micro Devices employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply