ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in Toronto, ON

Amd

RTL Design Engineer

Thornhill, ON · Hybrid

An RTL Design Engineering role in our Security IP (SECIP) team, where a large number of individual ... AXI, AHB, AMBA) * Proven experience with ASIC design tools: synthesis, linting, simulation ...

Amd

Sr. RTL Design Engineer

Thornhill, ON · Hybrid

ASIC Design Engineer with hands-on experience across all aspects of IP RTL design, including architecture development, RTL implementation, verification support, and silicon bring-up. Proven expertise ...

Qualcomm

RTL Design Engineer, Sr Staff

Toronto, ON · On-site

$100 - $130/hr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize ... Micro architect and RTL Design of SoC SubSystem/IP blocks. * Develop UPF and run CLP checks.

Amd

RTL Design Engineer

Thornhill, ON · Hybrid

As a member of AMD's PCIe Subsystem (PCIeSS) organization, you will join the PCIe IP Enablement (IPE) team as a senior RTL design engineer. You will work closely with the architecture, IP design ...

Amd

Principal ASIC Design Engineer

Thornhill, ON · On-site +1

Responsibilities THE ROLE The IOHUB team at AMD is seeking a Principal ASIC Design Engineer to ... Deep expertise in RTL design, microarchitecture development, and complex IP design within advanced ...

Amd

Senior Physical Design Engineer

Thornhill, ON · Hybrid

... engineers, RTL design engineers, and managers from NBIO IP team. You will drive physical ... This team is a group of highly experienced ASIC design engineers working on High speed (>2G ...

Altera

Static Timing Analysis (STA) Engineer

Toronto, ON · On-site

CA$102K - CA$149K/yr

RTL design (Verilog/SystemVerilog) * FPGA or ASIC design methodologies * Debug & Problem Solving ... Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in Toronto, ON

Internship Asic Rtl Design Engineer information

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Toronto, ON?

The most popular types of Asic Rtl Design Engineer jobs in Toronto, ON are:

What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Toronto, ON?

For Internship Asic Rtl Design Engineer jobs in Toronto, ON, the most frequently searched job titles are:

What job categories do people searching Internship Asic Rtl Design Engineer jobs in Toronto, ON look for?

The top searched job categories for Internship Asic Rtl Design Engineer jobs in Toronto, ON are:

Internship Asic Rtl Design Engineer jobs near you
Infographic showing various Internship Asic Rtl Design Engineer job openings in Toronto, ON as of August 2026, with employment types broken down into 46% Full Time, 9% Part Time, and 45% Contract. Highlights an 100% In-person job distribution.

RTL Design Engineer

Thornhill, ON • Hybrid

Amd
Computer and Electronic Product Manufacturing • 5 - 10K employees

8.6

Company rating: 8.6 out of 10

Based on 13 frontline employees who took The Breakroom Quiz

27th of 159 rated electronics manufacturers

People enjoy working here

Good employer

Respectful managers

Learn more about Amdexternal

Full-time

Re-posted 21 days ago

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING 

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career.  

Responsibilities

THE ROLE:

An RTL Design Engineering role in our Security IP (SECIP) team, where a large number of individual embedded micro-processor (MP) subsystems and associated hardware accelerators vital to improve subsystems performance and functionality are designed and verified. These subsystem IPs provide high performance functions to System on Chip (SoC) products across all AMD business units such as client computers, servers, discrete graphics, and gaming. Our design engineers will work on block level RTL design and/or subsystem level integration for a variety of embedded MP subsystems. Your expertise will impact security policy management, cryptography, data compression, high throughput DMA, power management, and many other subsystem applications.

THE PERSON:

A talented hardware RTL design engineer with strong records of technical ownership and execution to drive block level IP and/or MP subsystems design and associated verification assignments to completion. A forward-thinking engineer who tends to optimize/improve the workflow, anticipate/analyze/resolve technical issues, enjoy a competitive pace while empowering and mentoring team members. A strong written and verbal communicator with strong problem solving and attention to detail skills along with professional interpersonal communication capability.

KEY RESPONSIBILITIES:

  • Develop and maintain block level RTL IP and MP subsystems' feature spec, micro-architecture, synthesizable RTL design methodology and infrastructure
  • Develop and debug RTL designs using C-DPI directed test methodology, and/or using verification team's testbenches and tests, and achieve design feature closure (feature spec vs. coverage metrics)
  • Triage regressions, debug specific simulations, analyze coverage, and work/resolve technical issues with design, verification, and other teams to achieve design feature and design rule closures (linting, timing, DFT, DFP and other rules)
  • Participate in verification testbench and test plan specification, influence testbench architecture development (design for verification aspect), review and improve feature and coverage test plans
  • Debug and resolve integration issues with SoC Integration, SoC DV and post-silicon validation teams
  • Provide technical leadership in IP functionality and design methodology development as well as critical problem resolution if as advanced level team members

 

PREFERRED EXPERIENCE:

  • Proven understanding of CPU and MP subsystem architecture, datapath accelerator RTL microarchitecture, as well as FPGA based emulation and prototyping methodology
  • Proficient in Verilog, System Verilog (an extra asset), and scripting (using Tcl, Ruby, Perl, Python and Makefile)
  • Excellent knowledge about state-of-art RTL design and verification methodology and best practices, and C-DPI test design
  • Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
  • Proven experience with ASIC design tools: synthesis, linting, simulation, debugging, power aware simulation, etc.
  • Relevant design domain specific knowledge and technical leadership capability required for advanced level candidates

ACADEMIC CREDENTIALS:

  • Bachelor's Degree or Master's Degree in Electrical Engineering, Computer Engineering, or Computer Science, or possibly a related field
  • Master's Degree preferred

LOCATION:  Markham, ON

#LI-SL3

#LI-HYBRID 

Qualifications

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD's "Responsible AI Policy" is available here.

 

This posting is for an existing vacancy.

Employment Type: FULL_TIME

What Advanced Micro Devices employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply