ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in Corona, CA

Phizenix

Digital Design Lead

Irvine, CA · On-site

$180K - $200K/yr

... engineers and coordinate with verification, DFT, and physical design teams to meet project schedules. Required Skills & Experience * Proven track record as an RTL Design Lead on complex digital ASIC ...

Purple Hires Inc

ASIC DFT Engineer

Irvine, CA · On-site

... Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...

Apple

DDR Design Engineer

Irvine, CA · On-site

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

Apple

DDR Design Engineer

Irvine, CA · On-site

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

previous pagenext page

Showing results 21-40

All JobsAsic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in Corona, CA

Internship Asic Rtl Design Engineer information

See Corona, CA salary details

$97K

$155K

$208.4K

How much do internship asic rtl design engineer jobs pay per year?

As of Sep 4, 2026, the average yearly pay for internship asic rtl design engineer in Corona, CA is $154,959.00, according to ZipRecruiter salary data. Most workers in this role earn between $135,700.00 and $185,700.00 per year, depending on experience, location, and employer.

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Corona, CA?

For Internship Asic Rtl Design Engineer jobs in Corona, CA, the most frequently searched job titles are:

What job categories do people searching Internship Asic Rtl Design Engineer jobs in Corona, CA look for?

The top searched job categories for Internship Asic Rtl Design Engineer jobs in Corona, CA are:

What cities near Corona, CA are hiring for Internship Asic Rtl Design Engineer jobs?

Cities near Corona, CA with the most Internship Asic Rtl Design Engineer job openings:

Internship Asic Rtl Design Engineer jobs near you

Digital Design Lead

Phizenix

Irvine, CA • On-site

$180K - $200K/yr

Full-time

Re-posted 15 days ago

Job description

Role Summary

We are seeking experienced Digital Design Leads to drive RTL design and verification for next-generation semiconductor products. This role leads the digital design effort across high-speed interface and memory subsystem IPs, partnering with architecture, verification, and physical design teams to deliver silicon-ready designs.

Key Responsibilities

  • Lead RTL design and micro-architecture definition for digital IP blocks from concept through tape-out.
  • Own design of Ethernet and/or PCIe controller/PHY digital logic, ensuring compliance with relevant industry specifications.
  • Design and integrate memory sub-system IP, including DDR, HBM, and/or LPDDR controllers and PHYs.
  • Implement and optimize Forward Error Correction (FEC) logic for high-speed serial links.
  • Drive design reviews, timing closure, and low-power design practices in collaboration with cross-functional teams.
  • Mentor junior design engineers and coordinate with verification, DFT, and physical design teams to meet project schedules.

Required Skills & Experience

  • Proven track record as an RTL Design Lead on complex digital ASIC/SoC projects.
  • Hands-on experience with Ethernet and/or PCIe protocol design (controller and/or PHY level).
  • Experience with Memory Sub-systems: DDR, HBM, and/or LPDDR controller/PHY design and integration.
  • Working knowledge of Forward Error Correction (FEC) schemes as applied to high-speed SerDes links.
  • Strong RTL coding skills (Verilog/SystemVerilog) and familiarity with standard ASIC design flows.
  • Experience with timing closure, low-power design, and design-for-test (DFT) considerations.
  • Strong communication skills and experience leading or mentoring design teams.

Qualifications

  • Bachelor's or Master's degree (BS/MS) in Electrical Engineering, Computer Engineering, or a related field.
  • Relevant years of hands-on RTL design experience in the semiconductor industry (leadership experience preferred).
California Pay Range
$180,000—$200,000 USD