ZipRecruiter

Log In

1

Intern Asic Design Engineer Jobs in Riverside, CA

Apple

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

Familiarity with the ASIC design flow. Knowledge of digital design, SoC architecture, and HDL languages like Verilog. Familiarity with design methodologies and industry standard EDA tools. Preferred ...

Apple

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

... integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC ... This is a highly visible role, where you will be at the center of the ASIC debug efforts ...

Broadcom

ASIC Design Verification Engineer

Irvine, CA

$129K - $207K/yr

We are looking for highly skilled and efficient Constrained Random Design Verification engineers that want to verify new designs that can evolve rapidly at every generation in a very dynamic market ...

Marvell

Principal, IC Digital Design Engineer

Irvine, CA

$146K/yr

Implement and drive the full ASIC frontend design flow , including lint, CDC/RDC, synthesis, timing ... Engineering, Computer Engineering, or related field ; PhD is a plus. Preferred / Plus Skills

New

next page

Showing results 1-20

All JobsIntern Asic Design Engineer JobsIntern Asic Design Engineer Jobs in Riverside, CA

Intern Asic Design Engineer information

See Riverside, CA salary details

$9

$20

$38

How much do intern asic design engineer jobs pay per hour?

As of Jul 19, 2026, the average hourly pay for intern asic design engineer in Riverside, CA is $20.22, according to ZipRecruiter salary data. Most workers in this role earn between $15.05 and $22.55 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an Intern ASIC Design Engineer, and why are they important?

To thrive as an Intern ASIC Design Engineer, you need a solid background in digital logic design, computer architecture, and a relevant degree in electrical or computer engineering. Familiarity with hardware description languages such as Verilog or VHDL, simulation tools, and EDA software is typically required. Strong analytical thinking, attention to detail, teamwork, and effective communication make an intern stand out in this role. These skills and qualities are crucial for designing reliable, high-performance integrated circuits and collaborating efficiently within engineering teams.

What does an Intern ASIC Design Engineer do?

An Intern ASIC Design Engineer assists in designing, developing, and verifying Application-Specific Integrated Circuits (ASICs) under the guidance of senior engineers. Their responsibilities often include working with hardware description languages like Verilog or VHDL, running simulations, debugging designs, and performing tests to ensure functionality and performance. Interns may also help with documentation, design reviews, and collaborating with cross-functional teams. This role provides hands-on experience in the semiconductor industry and helps build foundational skills for a career in hardware engineering.

What is the difference between Intern Asic Design Engineer vs Intern Digital Design Engineer?

AspectIntern Asic Design EngineerIntern Digital Design Engineer
CredentialsTypically pursuing or holding a degree in Electrical Engineering or Computer EngineeringTypically pursuing or holding a degree in Electrical Engineering or Computer Engineering
Work EnvironmentDesign teams focused on ASIC development, hardware design labs, collaborative projectsDigital circuit design, simulation, verification, and hardware testing environments
Industry UsageUsed in semiconductor companies, integrated circuit design firms, and hardware startupsCommon in semiconductor, electronics, and hardware development companies

Both roles involve working on digital hardware design, often requiring similar educational backgrounds. The main difference lies in the focus: Intern Asic Design Engineers work on the overall ASIC development process, while Intern Digital Design Engineers focus specifically on digital circuit design and verification. Both positions are essential in hardware development and often overlap in skills and work environment.

What types of projects and responsibilities can I expect as an Intern ASIC Design Engineer?

As an Intern ASIC Design Engineer, you can expect to work on a variety of tasks that support the design and verification of integrated circuits. Typical responsibilities include assisting with RTL coding, running simulations, analyzing test results, and documenting design processes. You'll often collaborate closely with senior engineers and cross-functional teams, gaining exposure to state-of-the-art tools and methodologies. This role provides a valuable learning environment where you're encouraged to ask questions, contribute to team discussions, and develop practical skills that are highly valued in the semiconductor industry.
What are popular job titles related to Intern Asic Design Engineer jobs in Riverside, CA? For Intern Asic Design Engineer jobs in Riverside, CA, the most frequently searched job titles are:
What job categories do people searching Intern Asic Design Engineer jobs in Riverside, CA look for? The top searched job categories for Intern Asic Design Engineer jobs in Riverside, CA are:
What cities near Riverside, CA are hiring for Intern Asic Design Engineer jobs? Cities near Riverside, CA with the most Intern Asic Design Engineer job openings:
Intern Asic Design Engineer jobs near you
Infographic showing various Intern Asic Design Engineer job openings in Riverside, CA as of July 2026, with employment types broken down into 33% Internship, 34% Full Time, and 33% Part Time. Highlights an 100% In-person job distribution, with an average salary of $42,048 per year, or $20.2 per hour.
Senior Staff Digital Design Engineer

Senior Staff Digital Design Engineer

Marvell

Irvine, CA

Full-time

Life, Retirement

Re-posted 2 days ago

Job description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

As a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business Group, the team developing the high performance connectivity silicon that underpins AI scale data centers for the world's leading hyperscalers. Our group architects and implements advanced digital pipelines, high speed datapaths, and DSP driven processing engines that enable ultra high bandwidth, low latency data movement across next generation Ethernet and optical interconnects. You'll work closely with experts in architecture, verification, physical design, and systems to deliver complex ASICs that integrate cutting edge DSP algorithms, robust protocol handling, and PHY level innovations. This role offers the opportunity to shape foundational connectivity technologies, drive technical direction, and contribute to silicon solutions powering the global AI infrastructure.

What You Can Expect

Collaborate with systems and architecture teams to define SoClevel specifications, including performance, power, area, feature requirements, and DSP/datapath architectural considerations.

Translate highlevel product and protocol requirements into detailed microarchitecture specifications for complex subsystems, highspeed datapaths, DSP pipelines, and IP blocks.

Own RTL development for assigned blocks, delivering highquality, synthesizable SystemVerilog RTL that meets functionality, performance, and power targets.

Implement and drive the full ASIC frontend design flow, including lint, CDC/RDC, synthesis, timing constraint development, and designfortest readiness.

Partner with STA and PNR teams to support timing closure, floorplanning, congestion analysis, and design optimizations across advanced process nodes.

Lead integration of digital logic into larger subsystems and toplevel assemblies, ensuring clean interfaces, modularity, and reusability.

Develop scalable and maintainable design components, including parameterized datapaths, DSP building blocks, and reusable infrastructure logic.

Work closely with DV teams to define verification strategies, review test plans, and ensure functional, coveragedriven, and poweraware validation of the design.

Support presilicon validation, including emulation, FPGA prototyping, and performance modeling of highspeed datapaths and DSP algorithms.

Drive postsilicon bringup and debug, collaborating with lab and systems teams to validate functionality, characterize performance, and resolve complex issues across datapath, DSP, and protocol layers.

Participate in detailed design and microarchitecture reviews, contributing to continuous improvement of design, verification, and methodology flows.

What We're Looking For

  • Extensive experience in digital ASIC design, including microarchitecture development, RTL implementation (SystemVerilog preferred), and integration of complex logic blocks.
  • 10+ years of industry experience working on largescale ASICs for networking, datacenter connectivity, or highbandwidth compute architectures.
  • Strong background in highperformance DSP and highspeed datapath design, including pipelined arithmetic units, algorithmdriven hardware implementation, packet processing engines, memory subsystems, and largescale control/state machines.
  • Familiarity with Ethernet protocols and networking standards, including MAC, PCS framing, flow control, and packetlevel behaviors.
  • Proficiency with frontend design flows, including lint, CDC/RDC, synthesis, STA, and power/performance optimization.
  • Demonstrated ability to collaborate across architecture, verification, physical design, firmware, and systems teams, driving designs from concept through tapeout.
  • Strong debug skills across RTL simulation, emulation, FPGA prototypes, and silicon bringup.
  • Familiarity with advanced process nodes (5nm, 3nm, or similar) and their implications for timing, power, and signal integrity.
  • Excellent communication and leadership skills, with experience mentoring junior engineers and influencing technical direction.
  • BS/MS in Electrical Engineering, Computer Engineering, or related field; PhD is a plus.

Preferred / Plus Skills

  • Advanced highspeed DSP algorithm implementation, including adaptive equalization (FFE, DFE, CTLE), channel estimation, and highthroughput filtering architectures.
  • Experience with FEC architectures such as LDPC, RS, BCH, or other highspeed coding/decoding schemes used in networking and optical interconnects.
  • Previous PHY design experience, including PMAlevel DSP pipelines, equalization blocks, clock recovery, and SerDesadjacent logic.

Expected Base Pay Range (USD)

135,900 - 201,130, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-JT2

Apply