2

Full Time Asic Verification Manager Jobs (NOW HIRING)

Participate in the ASIC design verification for Cisco high-end switching products. * Perform end-to ... for full-time employees * Exempt employees participate in Cisco's flexible vacation time off ...

Participate in the ASIC design verification for Cisco high-end switching products. * Perform end-to ... for full-time employees * Exempt employees participate in Cisco's flexible vacation time off ...

Role Overview As an ASIC Design Verification Engineer, you will play a critical role in ensuring ... Manage verification schedules, deliverables, and risk mitigation plans Required Qualifications

Verification Engineer

San Jose, CA · On-site

$141K - $226K/yr

You will be joining Broadcom's custom silicon division, working on IPs for ASIC products such as ... creating and managing automated verification environment would be a plus • Excellent ...

Verification Engineer

Saratoga, CA · On-site

$195K - $265K/yr

Technical Expertise in ASIC Verification: Provide technical leadership in the verification of ... Recruiting agencies are expressly instructed not to contact hiring managers, employees, or ...

next page

Showing results 1-20

Full Time Asic Verification Manager information

What is the difference between Full Time Asic Verification Manager vs Full Time Digital Design Engineer?

AspectFull Time Asic Verification ManagerFull Time Digital Design Engineer
Primary FocusManaging verification teams and processes for ASICsDesigning digital circuits and logic for ASICs
Required SkillsVerification methodologies, team leadership, scriptingHardware description languages, digital logic design
Work EnvironmentVerification labs, team collaborationDesign studios, simulation environments
Industry UsageCommon in semiconductor companies, EDA firmsUsed across chip design companies, tech firms

The Full Time Asic Verification Manager primarily oversees verification teams and processes, ensuring ASICs meet specifications. In contrast, the Full Time Digital Design Engineer focuses on creating the digital logic and circuits. Both roles require strong technical skills, but their responsibilities differ significantly in scope and focus within the ASIC development lifecycle.

More about Full Time Asic Verification Manager jobs
What cities are hiring for Full Time Asic Verification Manager jobs? Cities with the most Full Time Asic Verification Manager job openings:
What are the most commonly searched types of Asic Verification Manager jobs? The most popular types of Asic Verification Manager jobs are:
What states have the most Full Time Asic Verification Manager jobs? States with the most job openings for Full Time Asic Verification Manager jobs include:
What job categories do people searching Full Time Asic Verification Manager jobs look for? The top searched job categories for Full Time Asic Verification Manager jobs are:
Infographic showing various Full Time Asic Verification Manager job openings in the United States as of May 2026, with employment types broken down into 1% As Needed, 90% Full Time, and 9% Part Time. Highlights an 86% Physical, 9% Hybrid, and 5% Remote job distribution.
Sr Design Verification Engineer ( Redmond WA - Onsite)

Sr Design Verification Engineer ( Redmond WA - Onsite)

Encore Semi, Inc.

Redmond, WA • On-site

$150K - $165K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Posted 18 days ago


Job description

Sr Design Verification Engineer (Remote)
Full-time: Salary + Benefits + Bonuses / Contractor
Work Status: US citizen or Lawful Permanent Resident.
Location: Redmond WA
Digital ASIC Verification Engineer
We are looking for an experienced Digital ASIC Verification Engineer to verify complex digital systems, including ARM-based CPUs and DSP blocks. You will own the full verification lifecycle, from test planning to coverage closure using SystemVerilog and UVM.
Responsibilities
  • Develop UVM/SystemVerilog testbenches for block and system-level verification
  • Create and execute test plans; drive functional and code coverage closure
  • Automate test generation and regressions using Python and MATLAB
  • Support pre-silicon verification and post-silicon bring-up
  • Collaborate across teams to ensure design quality and integrity

Qualifications
  • 10+ years of ASIC verification experience
  • Strong skills in SystemVerilog, UVM, and constrained random verification
  • Familiarity with ARM/CPU architecture and OOP concepts
  • Proficiency in Python scripting (MATLAB a plus)
  • Bachelors in EE/CS/CE (Master's preferred)

The anticipated annual base salary for this position is between $150,000 to $165,000, which also includes a comprehensive benefits package.
Full-Time Benefits:
• 15 days of PTO per calendar year
• 10 paid Holidays per calendar year
• Comprehensive Medical Benefits: Company covers 80% of premiums for Employee and Dependents
• Dental & Vision: Company covers 50% of premiums for Employee and Dependents
• Voluntary Benefits: Life Insurance, FSA (Health and Dependent, Limited Purpose), HAS, and Gap Insurance
• Employee Assistant Program (EAP)
• 401k - Traditional & Roth
• Life/AD&D and Long-Term Disability
• Tuition reimbursement
Equal Opportunity Policy Statement
Encore Semi, Inc. is an Equal Opportunity Employer that does not discriminate on the basis of actual or perceived race, religion, creed, color, age, sex, sexual orientation, gender, gender identity or expression, national origin, genetics, ancestry, marital status, civil union status, medical condition, disability (mental and physical), military and veteran status, pregnancy, childbirth and related medical conditions, or any other characteristic protected by applicable federal, state, or local laws and ordinances.
Encore Semi is also committed to compliance with all fair employment practices regarding citizenship and immigration status.
LinkedIn :: https://www.linkedin.com/in/rtl2gds/