ZipRecruiter

Log In

1

Full Chip Integration Engineer Jobs (NOW HIRING)

OmniVision Technologies

SoC Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

SoC Design Engineer Job Duties: Responsible for digital design and verification of image sensor and ... Perform full-chip integration, verification, and system-level validation following standard ASIC ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

SoC Design Engineer Job Duties: Responsible for digital design and verification of image sensor and ... Perform full-chip integration, verification, and system-level validation following standard ASIC ...

Nvidia

Custom SOC IP Verification Engineer

Santa Clara, CA · On-site

$159K - $195K/yr

... full chip integration - ensuring robust and high-performance connectivity across complex SoC ... S. degree in Computer Engineering, Electrical Engineering, or a related field (or equivalent ...

Nvidia

Custom SOC IP Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

... full chip integration - ensuring robust and high-performance connectivity across complex SoC ... S. degree in Computer Engineering, Electrical Engineering, or a related field (or equivalent ...

Nvidia

Custom SOC IP Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

... full chip integration - ensuring robust and high-performance connectivity across complex SoC ... S. or M.S. degree in Computer Engineering, Electrical Engineering, or a related field (or ...

previous pagenext page

Showing results 21-40

All JobsFull Chip Integration Engineer Jobs

Full Chip Integration Engineer information

See salary details

$44.5K

$124.3K

$173.5K

How much do full chip integration engineer jobs pay per year?

As of Sep 10, 2026, the average yearly pay for full chip integration engineer in the United States is $124,275.00, according to ZipRecruiter salary data. Most workers in this role earn between $104,000.00 and $140,000.00 per year, depending on experience, location, and employer.

What cities are hiring for Full Chip Integration Engineer jobs?

Cities with the most Full Chip Integration Engineer job openings:

What states have the most Full Chip Integration Engineer jobs?

States with the most job openings for Full Chip Integration Engineer jobs include:

What are popular job titles related to Full Chip Integration Engineer jobs?

For Full Chip Integration Engineer jobs, the most frequently searched job titles are:

Infographic showing various Full Chip Integration Engineer job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 92% Full Time, 3% Part Time, and 4% Contract. Highlights an 85% Physical, 4% Hybrid, and 11% Remote job distribution, with an average salary of $124,275 per year, or $59.7 per hour.

Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

Austin, TX • On-site

SpaceX
Aerospace Product and Parts Manufacturing • 1 - 5K employees
Learn more about SpaceXexternal

$134K/yr

Full-time

Re-posted 11 days ago

SpaceX rating

8.7

Company rating: 8.7 out of 10

Based on 152 frontline employees who took The Breakroom Quiz

Job description

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.
SR. FULL CHIP PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING)
At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system - thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe.
We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation silicon for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.
RESPONSIBILITIES:
  • Own and execute full-chip DRC, LVS, ESD, PERC and antenna signoff using industry standard tools like Calibre, ICV, or Pegasus
  • Develop, maintain, and optimize physical verification flows for advanced node SoC's.
  • Interpret and implement foundry Design Rule Manuals (DRM) - translate rule updates into verified flow changes
  • Debug and resolve complex DRC/LVS violations across hierarchical full-chip designs
  • Perform ESD verification - validate protection strategies, current paths, and CDM/HBM compliance
  • Drive tapeout readiness by coordinating signoff across block and top-level and Hard IP design teams
  • Engage directly with foundry teams to resolve DRM ambiguities and waiver requests.
  • Develop/modify design flows as needed to meet the overall design quality of results and chip integration requirements.Leverage AI agents to automate rule deck validation, violation triage, and signoff reporting workflows

BASIC QUALIFICATIONS:
  • Bachelor's degree in electrical engineering, computer engineering or computer science
  • 5+ years of ASIC and/or physical design flow development experience in industry

PREFERRED SKILLS AND EXPERIENCE:
  • Experience and deep understanding of SOC top level physical design flows (floor-planning, I/O, bump & RDL planning, hard IP integration, partitioning, power/ground grid generation, pin assignment, DFT, partition hardening, special clock handling, feedthrough flows, special interface/interconnect planning and implementation)
  • Experience in IP integration (e.g. memories, I/O's, analog IPs, SerDes, DDR etc.)
  • Deep expertise in DRC, LVS, PERC and ESD verification methodologies
  • Hands-on proficiency with Calibre, ICV (IC Validator), or Pegasus
  • Direct foundry DRM experience - able to read, interpret, and implement complex rule decks
  • Experience at advanced nodes (4nm and below)
  • Experience with large SOC designs (>10M gates) with frequencies in excess of 1GHZ
  • Excellent scripting skills (csh/bash, Perl, Python TCL, Makefile etc.)
  • Self-driven individual with a can-do attitude, and an ability to work in a dynamic group environment

ADDITIONAL REQUIREMENTS:
  • Ability to work extended hours and weekends as needed to meet critical project milestones

ITAR REQUIREMENTS:
  • To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.
Applicants wishing to view a copy of SpaceX's Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to EEOCompliance@spacex.com.

What SpaceX employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

SpaceX logo

About SpaceX

Sourced by ZipRecruiter

Industry

Aerospace product and parts manufacturing, data services, guided missile and space vehicle manufacturing and satellite telecommunications

Company size

1,001 - 5,000 Employees

Headquarters location

Hawthorne, CA, US

View All SpaceX Jobs

Apply