1

Fpga Uvm Verification Engineer Jobs (NOW HIRING)

FPGA Verification Engineer

Owego, NY ยท On-site

$60 - $80/hr

We are seeking an experienced FPGA Verification Engineer to support the development and ... Proficiency with UVM. * Proficiency with C. * Experience with FAA or EASA certification audits.

FPGA Verification Engineer

Owego, NY ยท On-site

$60 - $80/hr

FPGA Verification Engineer Duration: up to 6 months Contract to Hire (CTH / temp to hire) Location ... Desired skills: ยท Proficient in UVM. Proficient in C. ยท The selected candidate will be ...

Senior Debug Verification Engineer

San Jose, CA ยท On-site

$149.10 - $215/hr

About the Role As a Sr. Debug Design Verification Engineer, you will be responsible for Design for ... SoC, FPGA & Full Chip design verification. * Create test case and testbench with UVM methodology ...

FPGA Engineer

Melbourne, FL ยท On-site

$120K - $154K/yr

Required Skills: * Expertlevel verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA verification in lab testing and/or Hardware FPGA design verification testing

FPGA Engineer

Melbourne, FL ยท On-site

$120K - $154K/yr

Required Skills: * Expert-level verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA verification in lab testing and/or Hardware FPGA design verification testing

Showing results 21-40

Fpga Uvm Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do fpga uvm verification engineer jobs pay per year?

As of Sep 5, 2026, the average yearly pay for fpga uvm verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is an FPGA UVM Verification Engineer?

FPGA UVM Verification Engineers are specialized professionals who verify and validate the functionality of Field Programmable Gate Arrays (FPGAs) using the Universal Verification Methodology (UVM). Their role involves creating testbenches and simulation environments to ensure that FPGA designs meet their specifications and operate reliably. They use hardware description languages like Verilog or VHDL and apply advanced verification techniques to identify and resolve design issues early in the development process. Their expertise is crucial for delivering high-quality, error-free FPGA products for applications in industries such as telecommunications, automotive, and aerospace.

What are the key skills and qualifications needed to thrive as an FPGA UVM Verification Engineer?

To excel as an FPGA UVM Verification Engineer, you need a solid background in digital design, verification methodologies, and a degree in electrical or computer engineering. Expertise with SystemVerilog, Universal Verification Methodology (UVM), and simulation tools like ModelSim or Questa is typically required. Strong analytical thinking, attention to detail, and effective communication are crucial soft skills that set top candidates apart. These skills ensure accurate and efficient verification of complex FPGA designs, leading to robust and reliable hardware products.

What are some common challenges faced by FPGA UVM Verification Engineers during project cycles?

FPGA UVM Verification Engineers often encounter challenges such as meeting tight verification deadlines, adapting to evolving specifications, and debugging complex functional issues in large-scale designs. Collaboration with design engineers is critical to resolve ambiguities and ensure comprehensive test coverage. Staying up-to-date with the latest UVM methodologies and maintaining reusable verification environments are also key aspects that require continuous learning and adaptability.

What is the difference between Fpga Uvm Verification Engineer vs FPGA Verification Engineer?

AspectFpga Uvm Verification EngineerFPGA Verification Engineer
Primary FocusUVM-based verification of FPGA designsGeneral FPGA design and verification
Skills & CertificationsUVM, SystemVerilog, FPGA toolsVerilog/VHDL, FPGA tools, verification skills
Work EnvironmentVerification teams, simulation environmentsDesign and verification teams, FPGA labs
Industry UsageHigh in verification-heavy projectsBroad, including design and verification

The Fpga Uvm Verification Engineer specializes in UVM-based verification methodologies for FPGA designs, focusing on creating testbenches and simulation environments. In contrast, the FPGA Verification Engineer may handle broader verification tasks, including both design and testing. Both roles require knowledge of FPGA tools and verification languages, but the UVM Verification Engineer emphasizes UVM and SystemVerilog expertise for verification processes.

More about Fpga Uvm Verification Engineer jobs

What cities are hiring for Fpga Uvm Verification Engineer jobs?

Cities with the most Fpga Uvm Verification Engineer job openings:

What states have the most Fpga Uvm Verification Engineer jobs?

States with the most job openings for Fpga Uvm Verification Engineer jobs include:

What job categories do people searching Fpga Uvm Verification Engineer jobs look for?

The top searched job categories for Fpga Uvm Verification Engineer jobs are:

Infographic showing various Fpga Uvm Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 93% Full Time, 3% Part Time, and 4% Contract. Highlights an 86% Physical, 5% Hybrid, and 9% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.

ASIC/FPGA Verification Engineer (UVM / SystemVerilog) Level 4

Indotronix International Corporation

El Segundo, CA โ€ข On-site

$69 - $86/hr

Contractor

Re-posted 9 days ago


Job description

Indotronix is seeking an :

Onsite Job - ASIC/FPGA Verification Engineer (UVM / SystemVerilog) Level 4
Work Location: El Segundo, CA or Mesa, AZs
Bachelor’s degree in EE, CE, CS
Shift: First
Start Time: 8:00 AM
End Time: 5:00 PM

ASIC/FPGA Verification Engineer (UVM / SystemVerilog)
Location: Mountain View, CA
Team: Boeing Electronic Products — ASICs & FPGAs for Space, Avionics, and Defense

Position Responsibilities

• Write SystemVerilog/UVM testbenches to verify ASICs and FPGAs.
• Develop self-checking, reusable UVM components: drivers, monitors, scoreboards, sequencers.
• Build functional coverage models and close code coverage gaps.
• Create tests that verify DSP and third-party IP integration.
• Run simulations, linting, CDC checks, static timing checks, and gate-level regressions.
• Use scripting (Python/Perl/Make) and revision control (git/svn) to automate flows.
• Support FPGA bring-up, hardware emulation/prototyping, and hardware integration tests.
• Collaborate with system and hardware teams to capture requirements and debug issues.

Required Skills

• Bachelor’s degree in EE, CE, CS, or related field (or equivalent experience).
• Experience with ASIC/FPGA verification using SystemVerilog and UVM.
• Ability to build self-checking testbenches and use object-oriented SV features.
• Familiarity with functional coverage and code coverage closure.
• Comfortable in Linux and using scripting tools.

Preferred Skills

• 2+ years (Associate) or 5+ years (Experienced) verification experience.
• Experience with hardware emulators (e.g., Palladium) and FPGA prototyping.
• Knowledge of high-speed SerDes (PCIe, Ethernet, JESD204C).
• Experience with SVA (SystemVerilog Assertions) and RTL-to-GDS flows.
• Familiar with space/radiation mitigation techniques is a plus.

Education / Experience:

Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, computer science, mathematics, physics or chemistry (e.g. Bachelor) and typically 9 or more years' related work experience (e.g. PhD+4 years' related work experience, Master+7 years' related work experience). In the USA, ABET accreditation is the preferred, although not required, accreditation standard.


Indotronix logo

About Indotronix

Sourced by ZipRecruiter

In 1986, Indotronix established itself in the staffing space. 22 years later, Avani entered the scene, offering consulting and technology development. Finally, in 2016, the two joined forces to begin delivering talent across all areas, from Staffing to Consulting to unique platform development.

Industry

Recruiting and staffing services

Company size

1,001 - 5,000 Employees

Headquarters location

Rochester, NY, US