ZipRecruiter

Log In

1

Fpga Uvm Verification Engineer Jobs (NOW HIRING)

ACL Digital

ASIC/FPGA Verification Engineer

El Segundo, CA · On-site

$85 - $100/hr

Job Title: - Elect Design and Analy Engr 4 & 5/ ASIC/FPGA Verification Engineer Location- either El ... UVM & System Verilog. • Develop self-checking and reusable test benches from the ground up ...

New

RAMON.SPACE

Verification Engineer

Englewood, CO · Hybrid

$130K - $200K/yr

... Verification Engineer to join our VLSI team. What you will be doing * Plan & implement UVM ... Proficiency in System Verilog and UVM * Knowledge and experience with FPGA tools (Vivado/Quartus ...

Altera

Senior Debug Verification Engineer

San Jose, CA

$149K - $215K/yr

About the Role As a Sr. Debug Design Verification Engineer , you will be responsible for Design for ... This include SoC, FPGA & Full Chip design verification. * Create testcase and testbench with UVM ...

RAMON.SPACE

Verification Engineer

Englewood, CO · Hybrid

$130K - $200K/yr

... Verification Engineer to join our VLSI team. What you will be doing * Plan & implement UVM ... Proficiency in System Verilog and UVM * Knowledge and experience with FPGA tools (Vivado/Quartus ...

Correct Designs

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and nationwide. Opportunities span ...

next page

Showing results 1-20

All JobsFpga Uvm Verification Engineer Jobs

Fpga Uvm Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do fpga uvm verification engineer jobs pay per year?

As of Jul 20, 2026, the average yearly pay for fpga uvm verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What are some common challenges faced by FPGA UVM Verification Engineers during project cycles?

FPGA UVM Verification Engineers often encounter challenges such as meeting tight verification deadlines, adapting to evolving specifications, and debugging complex functional issues in large-scale designs. Collaboration with design engineers is critical to resolve ambiguities and ensure comprehensive test coverage. Staying up-to-date with the latest UVM methodologies and maintaining reusable verification environments are also key aspects that require continuous learning and adaptability.

What are FPGA UVM Verification Engineers?

FPGA UVM Verification Engineers are specialized professionals who verify and validate the functionality of Field Programmable Gate Arrays (FPGAs) using the Universal Verification Methodology (UVM). Their role involves creating testbenches and simulation environments to ensure that FPGA designs meet their specifications and operate reliably. They use hardware description languages like Verilog or VHDL and apply advanced verification techniques to identify and resolve design issues early in the development process. Their expertise is crucial for delivering high-quality, error-free FPGA products for applications in industries such as telecommunications, automotive, and aerospace.

What is the difference between Fpga Uvm Verification Engineer vs FPGA Verification Engineer?

AspectFpga Uvm Verification EngineerFPGA Verification Engineer
Primary FocusUVM-based verification of FPGA designsGeneral FPGA design and verification
Skills & CertificationsUVM, SystemVerilog, FPGA toolsVerilog/VHDL, FPGA tools, verification skills
Work EnvironmentVerification teams, simulation environmentsDesign and verification teams, FPGA labs
Industry UsageHigh in verification-heavy projectsBroad, including design and verification

The Fpga Uvm Verification Engineer specializes in UVM-based verification methodologies for FPGA designs, focusing on creating testbenches and simulation environments. In contrast, the FPGA Verification Engineer may handle broader verification tasks, including both design and testing. Both roles require knowledge of FPGA tools and verification languages, but the UVM Verification Engineer emphasizes UVM and SystemVerilog expertise for verification processes.

What are the key skills and qualifications needed to thrive as an FPGA UVM Verification Engineer, and why are they important?

To excel as an FPGA UVM Verification Engineer, you need a solid background in digital design, verification methodologies, and a degree in electrical or computer engineering. Expertise with SystemVerilog, Universal Verification Methodology (UVM), and simulation tools like ModelSim or Questa is typically required. Strong analytical thinking, attention to detail, and effective communication are crucial soft skills that set top candidates apart. These skills ensure accurate and efficient verification of complex FPGA designs, leading to robust and reliable hardware products.
More about Fpga Uvm Verification Engineer jobs
What cities are hiring for Fpga Uvm Verification Engineer jobs? Cities with the most Fpga Uvm Verification Engineer job openings:
What states have the most Fpga Uvm Verification Engineer jobs? States with the most job openings for Fpga Uvm Verification Engineer jobs include:
What job categories do people searching Fpga Uvm Verification Engineer jobs look for? The top searched job categories for Fpga Uvm Verification Engineer jobs are:
Fpga Uvm Verification Engineer jobs near you
Infographic showing various Fpga Uvm Verification Engineer job openings in the United States as of July 2026, with employment types broken down into 95% Full Time, 2% Part Time, and 3% Contract. Highlights an 87% Physical, 4% Hybrid, and 9% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.
ASIC/FPGA Verification Engineer

ASIC/FPGA Verification Engineer

ACL Digital

El Segundo, CA • On-site

$85 - $100/hr

Other

Posted 2 days ago

New

Job description

Job Title: - Elect Design and Analy Engr 4 & 5/ ASIC/FPGA Verification Engineer

Location- either El Segundo or Huntington Beach, CA (Hybrid – 1 day onsite per week)

Duration: 6 Months

Shift : 1st

Pay Range: $85/hr - $100/hr

exciting opportunity for multiple ASIC/FPGA Verification Engineers to join us as part of our Electronic Products team in either El Segundo or Huntington Beach, CA


From complex digitally beamformed phased arrays for constellation satellite programs to computing and networking equipment for commercial airplanes, the Electronic Products group develops ASICs and FPGAs that are at the heart of Boeing’s products!


We leverage leading-edge technology and work with world-class partners to provide some of the most complex SoCs in the world. We develop robust, high-performance custom processors using the latest ARM IP to enable high-integrity, low SWAP-C flight computers. And we're applying the latest digital IC design processes with industry-best tools to enable applications that cut across every domain at Boeing.


Our diverse development portfolio provides opportunities to learn with exposure to the breadth of the Boeing product line – approximately half our design/verification work is within the Space & Launch business unit, and half is from other parts of (AvionX; Missiles & Weapons; Strike, Surveillance and Mobility; and Autonomous Systems).


As an ASIC/FPGA Verification Engineer on the Boeing Electronic Products team you will develop state-of-the-art digital ICs/SoCs to support the most critical programs across the enterprise. We collaborate with other electronics groups across the company and around the world and support ASIC/FPGA design and verification for electronics that we build in El Segundo and for units designed at other sites.


Position Responsibilities:

• Design and implement an ASIC/FPGA verification environment utilizing UVM & System Verilog.

• Develop self-checking and reusable test benches from the ground up, employing Object-Oriented Programming principles such as Inheritance and Polymorphism, while utilizing UVM to build drivers, monitors, predictors, and scoreboards.

• Create Functional Coverage Models and conduct Code Coverage analysis to ensure thorough verification of designs during simulation.

• Set up regression tests and collect coverage metrics to ensure comprehensive verification and track progress over time.

• Assist in FPGA-based prototyping and validation based on program and system requirements and complexity.

• Collaborate with cross-functional teams to ensure that verification strategies align with overall project goals and timelines.


Required Skills:

• A Bachelor of Science degree in Engineering (specializing in Electrical, Mechanical, or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry, or equivalent non-US qualifications relevant to the job description

• Proven experience in ASIC/FPGA verification processes

• Familiarity with defining the architectural framework for ASIC/FPGA verification using SystemVerilog/UVM, including the delivery and release of production designs

• Proficiency in hardware verification languages, particularly SystemVerilog and SystemVerilog Assertions

• Demonstrated experience in implementing test plans effectively

• Solid understanding of Object-Oriented Programming principles, such as Inheritance and Polymorphism

• Capability to design self-checking and reusable testbenches from the ground up

• Experience in developing Functional Coverage Models and achieving Code Coverage closure

• Capable of collaborating with design and system engineering to establish accurate and verifiable ASIC/FPGA level specifications

• Familiarity with waveform debug tools

• Revision Control Systems: svn, cvs, git

• Proficient in Linux Environments


Preferred Skills:

• 15+ years of related work experience or an equivalent combination of education and experience

• Master's Degree in EE, Computer Engineering/Science, or related field, or equivalent experience

• Experience with hardware-based integration and test of ASIC/FPGA designs

• Experience with hardware emulators, especially Palladium

• Experience with high-speed Serdes interfaces (JESD204C, PCIe, Ethernet)

• Proficient in scripting languages: Make, Perl, Python, etc.

• Familiarity with space-based design techniques and radiation mitigation

• Demonstrated history of 1st pass success with ASIC designs

ACL Digital logo

About ACL Digital

Sourced by ZipRecruiter

ACL Digital is a global digital technology firm based in San Jose, CA, US, operating within the IT and services industry. The company offers a broad spectrum of services and solutions, including digital transformation, product engineering, industry solutions, and design-led experiences, among others. ACL Digital has its roots established in 1991 with the aim to become a leading-edge innovator in the digital space and has since grown significantly to work with an array of global customers. The company's mission incorporates a commitment to aiding customers to achieve their business goals by adopting and accelerating their digital transformation journeys.

Industry

Technology, communication and media

Company size

1,001 - 5,000 Employees

Headquarters location

San Jose, CA, US

Year founded

1992

View All ACL Digital Jobs

Apply