ZipRecruiter

Log In

1

Fpga Crypto Jobs (NOW HIRING)

Altera

Security Product Marketing Manager

San Jose, CA · On-site

$180K/yr

Analyze competitive security positioning to develop differentiated messaging highlighting FPGA-based crypto agility, lifecycle security advantages and supply chain protection capabilities * Identify ...

CrossBar, Inc.

ASIC Design Engineer

Santa Clara, CA · On-site

$156K - $165K/yr

ASIC Design Engineer Design, implement and debug the complex secure crypto engine SOC (System on ... and/or FPGA (field-programmable gate arrays ) platform; collaborate with software and systems ...

New

Altera

BootROM & Firmware Developer

San Jose, CA · On-site

Join usinour journey to becoming the #1 FPGA provider in the world as we redefine the next era of ... Good understanding of production security and crypto. * Experience on functional safety and FuSA ...

Altera

BootROM & Firmware Developer

San Jose, CA · On-site

$150 - $200/hr

Join us in our journey to becoming the #1 FPGA provider in the world as we redefine the next era of ... Good understanding of production security and crypto. * Experience on functional safety and FuSA ...

Chipton Ross

Software Engineer

Del Rey, CA · On-site

$80/hr

Hardware Crypto Offload - Experience with Intel QAT, ARM TrustZone, FPGA based accelerators, or similar off load engines. * Up stream Contributions - Submitted patches accepted to VFS, Crypto, DMA ...

next page

Showing results 1-20

All JobsTechnology JobsFpga Crypto Jobs

Fpga Crypto information

See salary details

$85K

$147.3K

$198.5K

How much do fpga crypto jobs pay per year?

As of Sep 8, 2026, the average yearly pay for fpga crypto in the United States is $147,315.00, according to ZipRecruiter salary data. Most workers in this role earn between $130,000.00 and $167,000.00 per year, depending on experience, location, and employer.

What is an FPGA Crypto engineer?

FPGA Crypto engineers are specialists who design, develop, and implement cryptographic algorithms and protocols on Field Programmable Gate Arrays (FPGAs). They leverage the flexibility and performance of FPGAs to accelerate encryption, decryption, and other security-related processing. These engineers often work in industries that require secure data transmission, such as telecommunications, finance, and defense. Their work ensures systems can handle complex cryptographic operations efficiently and securely.

What are the key skills and qualifications needed to thrive as an FPGA Crypto engineer?

To thrive as an FPGA Crypto Engineer, you need a solid background in digital design, cryptography, and hardware description languages (such as VHDL or Verilog), typically supported by a degree in electrical engineering or computer engineering. Familiarity with FPGA development tools like Xilinx Vivado or Intel Quartus, and knowledge of cryptographic algorithms and hardware security modules is essential. Strong problem-solving skills, attention to detail, and effective communication set top performers apart in this field. These competencies are crucial for developing secure, high-performance hardware solutions that meet the rigorous demands of cryptographic applications.

What are some common challenges faced by FPGA Crypto engineers when implementing cryptographic algorithms on hardware?

FPGA Crypto Engineers often encounter challenges related to balancing performance, resource utilization, and security when implementing cryptographic algorithms on FPGAs. Optimizing algorithms to run efficiently within the hardware constraints—such as limited logic cells, memory, and power—requires deep expertise. Additionally, engineers must ensure that the implementation is resistant to side-channel attacks while meeting throughput and latency requirements. Collaboration with software and security teams is essential to validate the design and integrate with broader cryptographic systems.

What is the difference between Fpga Crypto vs FPGA Security Engineer?

AspectFpga CryptoFPGA Security Engineer
Required CredentialsHardware design certifications, FPGA development experience, cryptography knowledgeSecurity certifications, FPGA knowledge, cryptography understanding
Work EnvironmentHardware labs, FPGA development teams, cryptography projectsSecurity teams, hardware/software integration, threat analysis
Employer & Industry UsageCryptocurrency, secure hardware, blockchain projectsCybersecurity firms, financial institutions, hardware security

Fpga Crypto specialists focus on designing FPGA hardware for cryptographic functions, while FPGA Security Engineers work on securing FPGA systems against threats. Both roles require cryptography and FPGA knowledge but differ in their primary focus—hardware development versus security analysis and implementation.

What other helpful pages are available for Fpga Crypto?

Other pages related to Fpga Crypto:

Infographic showing various Fpga Crypto job openings in the United States as of September 2026, with employment types broken down into 92% Full Time, and 8% Contract. Highlights an 83% In-person, and 17% Remote job distribution, with an average salary of $147,315 per year, or $70.8 per hour.

FPGA/ASIC Design Engineer (Secret) - Reston, VA - 5137

Reston, VA • On-site

Altimeter Solutions
Government Relations and Lobbying Services • 11 - 50 employees
Learn more about Altimeter Solutionsexternal

$128K - $176K/yr

Contractor

Re-posted 4 days ago

Job description

We've determined which skillsets are most beneficial for this role. These skills are listed first below as the Must Haves and Nice to Haves our hiring team highly prefers. Below that you'll find the standard job description for this opportunity.
Must Haves:
  • Bachelor's degree in electrical engineering or equivalent degree, and minimum 4 years of prior relevant experience (or Master's Degree plus 2 years of prior relevant experience) developing, implementing, and verification of high-performance communications/networking ASIC/FPGA products.
  • Possess an active SECRET Clearance
  • Experience mapping algorithms and standards (Ethernet, TCP/IP, AXI) to hardware and architecture/system design tradeoffs.
  • Proficient in VHDL design process and FPGA flow
  • Knowledge of Ethernet, TCP/IP protocols
  • Strong logic/board debug, and analytical skills.
  • Excellent written, verbal, and presentation skills.
  • A PLUS for prior experience with:
  • High Level Synthesis (HLS) with Vivado,
  • Embedded SW C++ (OOP) and System Verilog Assertions (SVA)
  • Knowledge of high-speed protocols (PCIe, TCP/IP, Ethernet)
  • VHDL Experience is required for all candidates to be considered.
  • Looking for mid-senior level folks
  • Proficient in VHDL >5 yrs, Xilinx FPGA design EDA- Vivado
  • Must have done hands on multiple complex designs arch/design/verification/Synthesis/STA
  • Working with Ethernet protocol (not just instantiating the IP) Is a big plus.
  • Mentor EDA CDC/Lint/AC/RDC
  • Derive engineering specifications from system requirements and develop detailed architecture
  • Execute design (RTL AND/OR HLS (C++ to RTL)) and RTL quality (RDC, CDC, Formal, Lint)
  • Generate test plans
  • Perform module level verification, synthesis/STA, Lab debug, SW driven validation on Linux based SOC evaluation boards
  • Silicon/FPGA bring up, characterization and production ramp/support/collateral

Nice to Haves:
  • Prior experience in Aerospace / Defense
  • Experience in C++ (OOP)
  • Experience in Xilinx MPSOC design with writing/debugging with SDKs, BSPs on bare metal/PetaLinux OS.
  • Experience with High level synthesis (Xilinx Vivado HLS, AND/OR Mentor Calypto).
  • Experience with Universal Verification Mythology (UVM)
  • Experience with project leadership and EVM

Job Description:
Reporting to the Manager, Engineering (ASIC/FPGA), the Design Engineer will be part of the key ASIC/FPGA design team, responsible for the delivery of FPGA/ASICs for high-speed crypto applications. S/he will architect, implement high speed crypto architectures, on ASICs/Xilinx Zynq/MPSOC class FPGAs, with hands on design/debug with Ethernet, TCP/IP protocols.
Our company has state-of-the-art EDA flows/methodologies including Synopsys DC/Primetime/Synplify, Xilinx/Intel/Microchip EDA with HLS, Mentor EDA Family suite : Questa, VIPs, UVM framework, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), Questa Lint, and Catapult (HLS).
This is a key, high impact role in the organization to ensure robust quality and delivery of communication products for National Security.
Please see our website for more job openings: https://altimetersolutions.com/altimeter-solutions-job-board/

Apply